Efficiency of low-power design techniques in multi-gate FET CMOS circuits

Pacha, C.; Arnim, K. von; Bauer, F.; Schulz, T.; Xiong, Wei; San, K.T.; Marshall, Andrew; Baumann, Thomas; Cleavelin, C.R.; Schruefer, K.; Berthold, J.

doi:10.1109/essderc.2007.4430891

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2007

2013

Publication Types

Select...

Other3

Article2

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 5 publications

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits

Tanaka

Saitoh

Ota

et al. 2011

2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)

View full text Add to dashboard Cite

An ultra-low voltage performance of nanowiretransistors-based CMOS circuits is investigated using the Spice model parameters. All Spice model parameters of BSIM4 are extracted from measurement data of nanowire transistors fabricated on 300 mm SOI wafer. The delay time and the power consumption of NW-Tr.-based and bulk-Tr.-based CMOS circuits are examined. The operation voltage of NW-Tr.-based inverter is reduced 300 mV smaller than that of bulk-Tr.-based inverter due to the ideal sub-threshold slope. The performance benefits of NW-Tr.-based stacked circuit and SRAM cell are measured in terms of ultra-low voltage and ultra-low power operation.

show abstract