“…During the past year, however, several deficiencies have been noted and design changes made (See figures 20,21,22) notably, revision of the "interlock circuit" in phase I, the "bit transfer gates and monostables" in phase II, and the "precursor start up" phase III.…”