2020
DOI: 10.1109/jiot.2020.2976702
|View full text |Cite
|
Sign up to set email alerts
|

FANN-on-MCU: An Open-Source Toolkit for Energy-Efficient Neural Network Inference at the Edge of the Internet of Things

Abstract: The growing number of low-power smart devices in the Internet of Things is coupled with the concept of "Edge Computing", that is moving some of the intelligence, especially machine learning, towards the edge of the network. Enabling machine learning algorithms to run on resource-constrained hardware, typically on low-power smart devices, is challenging in terms of hardware (optimized and energy-efficient integrated circuits), algorithmic and firmware implementations. This paper presents FANN-on-MCU, an open-so… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
70
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
2
2

Relationship

3
6

Authors

Journals

citations
Cited by 130 publications
(70 citation statements)
references
References 51 publications
(61 reference statements)
0
70
0
Order By: Relevance
“…However, the resulting implementation for RISC-V does not support parallel execution. FANN-ON-MCU [12] is a different framework for exporting optimized neural networks to ARM processors, and to PULP-based systems. However, this framework does not offer convolutional layers required for EEGNET.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…However, the resulting implementation for RISC-V does not support parallel execution. FANN-ON-MCU [12] is a different framework for exporting optimized neural networks to ARM processors, and to PULP-based systems. However, this framework does not offer convolutional layers required for EEGNET.…”
Section: Related Workmentioning
confidence: 99%
“…Recently, researchers have developed the parallel ultra-low power (PULP) platform based on the RISC-V Instruction Set Architecture (ISA) [9], [10] , which is built around the concept of using simple cores for energy efficiency, while recovering and scaling up performance through parallelism. PULP MCUs have proven to outperform the Cortex-M family by at least one order of magnitude in energy efficiency [11], [12]. In particular, Mr. Wolf, with its 8-core compute cluster and custom ISA extensions, can reach up to 274 GOp/s/W [13].…”
Section: Introductionmentioning
confidence: 99%
“…Processing the data near the sensor on a low-power microcontroller unit (MCU) allows us to mitigate these concerns. However, accurate networks such as the TPCT model have 7.78 M trainable parameters and require 1.73 billion multiply-accumulate (MAC) operations per inference, which is out of reach of a typical low-power MCU with few MB of Flash and few hundreds of kB of RAM [18]. Alternatively, more compact models such as EEGNet with 2.5 k parameters and 13 MMACs can come to the rescue and have been successfully implemented on MCUs [19], [20].…”
Section: Introductionmentioning
confidence: 99%
“…Recently, a new generation of wearable BCIs is attracting the academic and industrial researchers. An increasing number of battery-operated wearable solutions, using microcontroller units (MCUs), are proposed to bring computing capabilities towards the "edge" to perform real-time near-sensor computation [10], [12], [13], [14]. Edge computing and near-sensor computation offer the following advantages: 1) lower energy consumption for the data transmission between sensors and remote processing; 2) longer battery lifetime; 3) significantly shorter latency compared to remote computation; 4) user comfort; 5) security and privacy improvements, as the data are processed locally and only little information is transmitted wirelessly if necessary.…”
Section: Introductionmentioning
confidence: 99%