2020 IEEE Symposium on VLSI Technology 2020
DOI: 10.1109/vlsitechnology18217.2020.9265103
|View full text |Cite
|
Sign up to set email alerts
|

FeFET Memory Featuring Large Memory Window and Robust Endurance of Long-Pulse Cycling by Interface Engineering using High-k AlON

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
19
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
8
1

Relationship

3
6

Authors

Journals

citations
Cited by 51 publications
(19 citation statements)
references
References 8 publications
0
19
0
Order By: Relevance
“…Furthermore, the high k value of the AlON IL [shown in Fig. 1(b)] allows a high voltage drop across the ferroelectric layer [22], which reduces V G consumption in the IL. The aforementioned phenomena cause a high voltage drop across the ferroelectric layer, which enables rapid switching.…”
Section: Resultsmentioning
confidence: 99%
“…Furthermore, the high k value of the AlON IL [shown in Fig. 1(b)] allows a high voltage drop across the ferroelectric layer [22], which reduces V G consumption in the IL. The aforementioned phenomena cause a high voltage drop across the ferroelectric layer, which enables rapid switching.…”
Section: Resultsmentioning
confidence: 99%
“…In contrast, for an FeCAP with metal/ferroelectric/semiconductor (MFS) structure, factors (a) and (b) cannot be ignored and play a critical role in determining the endurance performance. Based on the aforementioned arguments, the FeCAPs with the MFM structure typically demonstrate endurance up to 10 5 –10 8 cycles, while the endurance performance is limited to 10 4 –10 6 cycles for the FeCAPs with the MFS structure. For the FeCAPs studied in this work, the MFS structure is employed and therefore the endurance of 10 5 cycles is quite reasonable and comparable with those reported in the literature. Furthermore, the number of cycles in the endurance test also depends on the pulse width used for the cycling test.…”
Section: Resultsmentioning
confidence: 83%
“…(b) A larger voltage drop across the HZO for the p-FeFET with the high-k AlON IL than that with the SiO 2 IL due to the k value difference of the IL. (c) Lower electron trapping for the n-FeFET with the high-k AlON IL than that with the SiO 2 IL due to enhanced interfacial quality that makes fewer amount of oxygen vacancies (Vo) in HZO [3] close to the conduction band minimum [15]. Note that device variability may present for the highly scaled FeFET due to a smaller number of ferroelectric domains.…”
Section: Results and Discussion A Memory Window For N-and P-fefetsmentioning
confidence: 99%
“…Typically wake-up effect is ascribed to redistribution of Vo due to high oxygen mobility and then the built-in field (E bi ) gradually decreases. Since the AlON IL is capable to suppress Vo in the HZO [3], the devices free from wake-up effect is expected. During the endurance test for PGS, the electrons inject from substrate under a positive voltage and back tunnel from HZO under negative voltage [22].…”
Section: B Reliability Performance For N-and P-fefetsmentioning
confidence: 99%