Flying Capacitors Reduction in an Improved Double Flying Capacitor Multicell Converter Controlled by a Modified Modulation Method

Vahidinasab, Vahid; Sadigh, Arash Khoshkbar; Abarzadeh, Mostafa; Pahlavani, Mohammad Reza Alizadeh; Shoulaie, Abbas

doi:10.1109/tpel.2012.2188647

Cited by 108 publications

(86 citation statements)

References 32 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In this approach, large number of semiconductor switches is required to achieve more number of voltage levels [14]. Dargahi [15] presented a novel technique in FCMCs to balance the charge with less number of switches and gate driver circuits. However, this design generates an abnormal voltage ripples with increased levels of voltage at the output and is not possible to increase the output levels further as desired.…”

Section: Literature Reviewmentioning

confidence: 99%

“…The proposed multilevel inverter using switched capacitor unit is compared with recent similar multilevel inverter topologies [14], [15] and [16]. Table.3 provides the comparison of various parameters such as number of voltage levels at output, number of power switches and dc sources, power diodes and capacitors required for the circuit.…”

Section: Comparison Of Proposed Structure With Some Existing Structuresmentioning

confidence: 99%

“…For example, 16, 18 and 20 semiconductor switching components to produce 17, 19, 7 levels of voltage at output, respectively, while proposed architecture requires just 10 control switches for its 17-level topology. In addition to that, recommended structure in [14], [15] and [16] need 16, 18 and 20 and 4,4, and 4 power diodes and capacitors respectively, to produce 17, 19, 7 levels of voltage at output, respectively, while recommended architecture needs just 12 diodes and 2 capacitors for its 17-level topology. Table 4 shows the comparison between recommended structure and existing topologies based on number of switches and capacitors used.…”

Section: Comparison Of Proposed Structure With Some Existing Structuresmentioning

confidence: 99%

See 2 more Smart Citations

A New DC-AC Multilevel Converter with Reduced Device Count

Pakala¹,

Sumathi²

2017

IJIES

View full text Add to dashboard Cite

Abstract:In the present paper, a novel single phase multilevel inverter using switched capacitor units is proposed. Switched capacitor unit (SCU) is used in the suggested multilevel inverter will boost the dc supply voltage at the input without using transformer by switching the capacitors in parallel and series. The proposed topology generates more number of voltage levels with less number of switches, isolated dc sources, and diodes in comparison with existing topologies. The recommended structure generates the output voltage waveform of 17-levels (8 positive, 8 negative and one zero level) with 2 capacitors, 2 diodes, 2 dc sources and 10 switches. This 17-level multilevel inverter generates the maximum output voltage and current about 80 V and 950 mA respectively, with 10 V and 30 V dc sources. Further, this topology can be extended to 49-level by including just four power switches and one more switched capacitor unit to the basic structure of proposed multilevel inverter. The feasibility and performance of the suggested multilevel converter have been assessed with simulation and experimental tests of 17-level multilevel inverter.

show abstract

Section: Literature Reviewmentioning

confidence: 99%

Section: Comparison Of Proposed Structure With Some Existing Structuresmentioning

confidence: 99%

Section: Comparison Of Proposed Structure With Some Existing Structuresmentioning

confidence: 99%

See 1 more Smart Citation

A New DC-AC Multilevel Converter with Reduced Device Count

Pakala¹,

Sumathi²

2017

IJIES

View full text Add to dashboard Cite

show abstract

“…This is due to a significant increase in the number of power-electronic devices and the price of the multilevel inverter as the number of levels increases [17,18]. However, today, with the introduction of new multilevel inverters, high-level and cost-effective multilevel inverters are used in high-power industrial applications [19][20][21].…”

Section: Introductionmentioning

confidence: 99%

The reduction of semiconductor devices in a flying capacitor-based multilevel converter for use as an SSSC

Rokhafrooz¹,

Mosallanejad²

2017

Turk J Elec Eng & Comp Sci

View full text Add to dashboard Cite

“…Compared to conventional two level inverters, stepwise output voltage is the basic advantage of multilevel inverters. This advantage will have some results such as better Electromagnetic Capability (EMC), lower switching losses, higher power quality, reduction of dv/dt stresses, lower total harmonic distortion (THD), needlessness of a transformer at distribution voltage and lower rating on power semiconductor switches [1][2][3][4][5]. Due to the advantages mentioned above for multilevel inverters, they are employed in many applications such as: distributed generation [6], micro grids [7][8], FACTs devices [9], High Voltage Direct Current (HVDC) [10], and electrical vehicles [11][12].…”

Section: Introductionmentioning

confidence: 99%

Optimal Allocation of TCSC and DG Unit for Congestion Management in Deregulated Power Systems

Guguloth¹,

Kumar²

2016

ijeei

View full text Add to dashboard Cite

In this paper, minimization of total harmonic distortion (THD) is discussed for the output voltage of multilevel inverter. THD minimization is an efficient method in reduction of the harmonic components of the inverter's output voltage. In multilevel inverters, the switching angles can be selected in a way that the output voltage THD will be minimized. Given that THD minimization is an optimization problem, intelligent algorithm is found to be an appropriate alternative in this regard. Shuffled Frog Leaping Algorithm and Harmony Search Algorithm are employed to find optimum switching angles to generate desired voltage value in the possible minimum THD. The obtained results of two algorithms are compared with each other to determine that which algorithm is more efficient in this regard. Also, both simulation and experimental results indicate superiority of this approach over the published work using GA in this concept. The experiments are conducted on a seven-level inverter to validate the feasibility of presented approach. IntroductionIn the recent years, power electronics engineers have centralized their attention to multilevel inverters. Compared to conventional two level inverters, stepwise output voltage is the basic advantage of multilevel inverters. This advantage will have some results such as better Electromagnetic Capability (EMC), lower switching losses, higher power quality, reduction of dv/dt stresses, lower total harmonic distortion (THD), needlessness of a transformer at distribution voltage and lower rating on power semiconductor switches [1][2][3][4][5]. Due to the advantages mentioned above for multilevel inverters, they are employed in many applications such as: distributed generation [6], micro grids [7][8], FACTs devices [9], High Voltage Direct Current (HVDC) [10], and electrical vehicles [11][12]. Multilevel inverters are mainly classified into three configurations which are the flying capacitor [13], diode clamped [14][15] and cascaded multilevel inverters [16]. Multilevel inverters are divided into two categories from the aspect of DC source value, which are called symmetric and asymmetric topologies. For DC voltage sources, capacitors, batteries and renewable energy sources can be implemented. In symmetric topology all DC sources have the same value but in asymmetric topology they have different values. Asymmetric multilevel inverters generate higher number of voltage steps for a definite number of switches compared to symmetric ones. The stepwise output voltage of multilevel inverters composed by a number of DC voltage sources [17]. An increase in the number of steps, will lead to generation of a near sinusoidal output voltage of multilevel inverter. This results in a considerable reduction in output voltage THD. Nevertheless, problems such as voltage unbalance, circuit layout and voltage clamping, limit the possible number of levels. Consequently, reducing the THD of output voltage waveform is a vital issue in designing useful and efficient multilevel inverters. Hence, impro...

show abstract

Flying Capacitors Reduction in an Improved Double Flying Capacitor Multicell Converter Controlled by a Modified Modulation Method

Cited by 108 publications

References 32 publications

A New DC-AC Multilevel Converter with Reduced Device Count

A New DC-AC Multilevel Converter with Reduced Device Count

The reduction of semiconductor devices in a flying capacitor-based multilevel converter for use as an SSSC

Optimal Allocation of TCSC and DG Unit for Congestion Management in Deregulated Power Systems

Contact Info

Product

Resources

About