FPGA Implementation and Analysis of the Block Cipher Mode Architectures for the PRESENT Light Weight Encryption Algorithm

Prathiba, A.; Bhaaskaran, V. S. Kanchana

doi:10.17485/ijst/2016/v9i38/90314

Cited by 5 publications

(4 citation statements)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Similarly, smartphones exhibit their versatility being used as gateway [267][268][269], user interface [270,271], and sensing [265,266] IoT devices. Meanwhile, FPGAs have exhibited a sigmoid exponential phase growth in the last two years, with applications such as data encryption [273][274][275], routing algorithms optimization [276], and parallel networks simulation [277].…”

Section: Discussionmentioning

confidence: 99%

Internet of Things: A Scientometric Review

et al. 2017

View full text Add to dashboard Cite

Abstract:Internet of Things (IoT) is connecting billions of devices to the Internet. These IoT devices chain sensing, computation, and communication techniques, which facilitates remote data collection and analysis. wireless sensor networks (WSN) connect sensing devices together on a local network, thereby eliminating wires, which generate a large number of samples, creating a big data challenge. This IoT paradigm has gained traction in recent years, yielding extensive research from an increasing variety of perspectives, including scientific reviews. These reviews cover surveys related to IoT vision, enabling technologies, applications, key features, co-word and cluster analysis, and future directions. Nevertheless, we lack an IoT scientometrics review that uses scientific databases to perform a quantitative analysis. This paper develops a scientometric review about IoT over a data set of 19,035 documents published over a period of 15 years (2002)(2003)(2004)(2005)(2006)(2007)(2008)(2009)(2010)(2011)(2012)(2013)(2014)(2015)(2016) in two main scientific databases (Clarivate Web of Science and Scopus). A Python script called ScientoPy was developed to perform quantitative analysis of this data set. This provides insight into research trends by investigating a lead author's country affiliation, most published authors, top research applications, communication protocols, software processing, hardware, operating systems, and trending topics. Furthermore, we evaluate the top trending IoT topics and the popular hardware and software platforms that are used to research these trends.

show abstract

Section: Discussionmentioning

confidence: 99%

Internet of Things: A Scientometric Review

et al. 2017

View full text Add to dashboard Cite

show abstract

“…Compared to our AES design, PRESENT-CBC reduces area occupation by 79.27% and 41.14% in terms of power dissipation, as shown in Figures 13 and 14. In addition, our encryption design has better area implementation than the design in [35]. However, as can be seen in Figure 15, the proposed HMAC-PHOTON decreased by 50.34% in area and 75.28% in power usage compared to HMAC-SHA256.…”

Section: Throughput =mentioning

confidence: 86%

“…Deploying the parallelizable structure, the implemented area increases linearly with the input block. In addition, among the recommended mode of operations in [5], CBC shows a competitive implementation result [35].…”

Section: Literature Reviewmentioning

confidence: 99%

An Area-Optimized and Power-Efficient CBC-PRESENT and HMAC-PHOTON

2022

View full text Add to dashboard Cite

This paper introduces an area-optimized and power-efficient implementation of the Cipher Block Chaining (CBC) mode for an ultra-lightweight block cipher, PRESENT, and the Keyed-Hash Message Authentication Code (HMAC)-expanded PHOTON by using a feedback path for a single block in the scheme. The proposed scheme is designed, taped out, and integrated as a System-on-a-Chip (SoC) in a 65-nm CMOS process. An experimental analysis and comparison between a conventional implementation of CBC-PRESENT/HMAC-PHOTON with the proposed feedback basis is performed. The proposed CBC-PRESENT/HMAC-PHOTON has 128-bit plaintext/text and a 128-bit secret key, which have a gate count of 5683/20,698 and low power consumption of 1.03/2.62 mW with a throughput of 182.9/14.9 Mbps at the maximum clock frequency of 100 MHz, respectively. The overall improvement in area and power dissipation is 13/50.34% and 14.87/75.28% when compared to a conventional design.

show abstract

“…The select f req function uses AES CTR mode (AES is al- ready present in LoRaWAN stack, so using the same will result into light weight solution) to generate a pseudorandom channel from the available spectrum because of its important random access property. The cost perspective of using this cryptographic function (AES CTR) is very low [50], since AES and record of utilized channel is already part of LoRaWAN stack. The CCH, algorithm for channel selection works as follows:…”

Section: Cchmentioning

confidence: 99%