2017
DOI: 10.1109/led.2017.2720688
|View full text |Cite
|
Sign up to set email alerts
|

GaN Devices on a 200 mm Si Platform Targeting Heterogeneous Integration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
13
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 25 publications
(14 citation statements)
references
References 9 publications
1
13
0
Order By: Relevance
“…In addition, the recent progress in the heteroepitaxial growth of GaN‐related materials on Si substrate and 3D integration techniques is expected to enable hybrid integration of RT‐RAM with Si devices and other nonvolatile memories and its computer use. [ 30–33 ]…”
Section: Nonvolatile Memory Using Gan/aln Rtdsmentioning
confidence: 99%
“…In addition, the recent progress in the heteroepitaxial growth of GaN‐related materials on Si substrate and 3D integration techniques is expected to enable hybrid integration of RT‐RAM with Si devices and other nonvolatile memories and its computer use. [ 30–33 ]…”
Section: Nonvolatile Memory Using Gan/aln Rtdsmentioning
confidence: 99%
“…High frequency 3D HI faces challenges such as implementing effective 3D screening method as in some cases chiplets don't have test pads and there is insufficient availability of process design kit (PDK) with RF functionality, co-simulation capability, and 3D parasitic extraction [194]. One heterogeneous integration method that makes the GaN power system compatible with CMOS fabrication using SOI substrate was stated by the IBM research division [195] as shown in Figure 26. A DC-DC boost converter was designed using GaN power transistors integrated with bipolar-CMOS-DMOS (BCD) which combines both the advantages of high-voltage low-loss GaN devices and high-integration BCD circuits [196].…”
Section: Heterogeneous Integration Of Gan Hemtmentioning
confidence: 99%
“…Several solutions to supplying the necessary holes have been suggested including injectors near the drain [24], [25] or by controlling the leakage properties of the reverse biased diode under the 2DEG [26], [27]. The latter approach has allowed the current-collapse to be reduced to a few percent at temperatures up to 150°C [28], and clearly this approach is also successful in RF GaN-on-Si devices which do not show significant bulk-induced current collapse [1], [2], [29], [30]. Alternatively, HR-Si offers the possibility to reduce the vertical field by ensuring that the Si is in deep depletion.…”
Section: Suppression Of Back-gating Effectsmentioning
confidence: 99%