2020
DOI: 10.1016/j.microrel.2020.113776
|View full text |Cite
|
Sign up to set email alerts
|

Gate drive circuit for current balancing of parallel-connected SiC-JFETs under avalanche mode

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(3 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…However, in the case of the parallel connection configuration, a current imbalance issue occurs in power semiconductor devices. The phenomenon is caused by the breakdown voltage characteristics of paralleled power devices [24]- [26]. Such operations create high thermal conditions biased toward devices with lower breakdown voltage characteristics.…”
Section: Introductionmentioning
confidence: 99%
“…However, in the case of the parallel connection configuration, a current imbalance issue occurs in power semiconductor devices. The phenomenon is caused by the breakdown voltage characteristics of paralleled power devices [24]- [26]. Such operations create high thermal conditions biased toward devices with lower breakdown voltage characteristics.…”
Section: Introductionmentioning
confidence: 99%
“…T HE development of solid-state circuit breakers for power electronic DC applications has seen a variety of different approaches [1]- [5]. Recent investigations of circuit breakers employing normally-on SiC JFETs revealed excellent results in terms of current handling capability and turn-off speed [6]- [8]. Moreover, a self-powered two-port circuit breaker architecture was proposed allowing for placement directly in a circuit branch [9]- [11].…”
Section: Introductionmentioning
confidence: 99%
“…[1][2][3] In particular, junction field-effect transistors (JFETs) have been widely used in silicon-based high voltage integrated circuits (ICs) because of their high input impedance, low noise, small power consumption, good process compatibility, and temperature performance. [4][5][6][7] Various techniques and methods such as the long field plate, N-type drift and design of the reversed PN junction location, have been used to increase the breakdown voltage of the conventional JFETs.…”
Section: Introductionmentioning
confidence: 99%