2006
DOI: 10.1063/1.2192644
|View full text |Cite
|
Sign up to set email alerts
|

Highly strain-relaxed ultrathin SiGe-on-insulator structure by Ge condensation process combined with H+ irradiation and postannealing

Abstract: Strain-relaxation process of SiGe-on-insulator (SGOI) structures in the oxidation induced Ge condensation method has been investigated as a function of the SiGe thickness. Complete relaxation was obtained for thick SGOI layers (>100nm). However, the relaxation rates abruptly decreased with decreasing SiGe thickness below 50nm, i.e., the relaxation rate of 30% at 30nm SiGe thickness. In order to improve this phenomenon, a method combined with H+ irradiation with a medium dose (5×1015cm−2) and postanneali… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
8
0

Year Published

2008
2008
2010
2010

Publication Types

Select...
6
1

Relationship

3
4

Authors

Journals

citations
Cited by 21 publications
(8 citation statements)
references
References 7 publications
0
8
0
Order By: Relevance
“…High temperature oxidation (N1100°C) process is usually used to induce Ge condensation process of SiGe/SOI structures, which is employed to fabricate strained Si on SGOI [4][5][6][7]. On the other hand, low temperature oxidation (b1000°C) process of SiGe has not been clarified yet, even though it is used as isolation process of SiGe devices as reported by Nishisaka et al [8].…”
Section: Introductionmentioning
confidence: 95%
“…High temperature oxidation (N1100°C) process is usually used to induce Ge condensation process of SiGe/SOI structures, which is employed to fabricate strained Si on SGOI [4][5][6][7]. On the other hand, low temperature oxidation (b1000°C) process of SiGe has not been clarified yet, even though it is used as isolation process of SiGe devices as reported by Nishisaka et al [8].…”
Section: Introductionmentioning
confidence: 95%
“…Precise control of strains is necessary for such fabrication. The strained Si can be formed by the global strain technique in which Si layers are epitaxially grown on relaxed SiGe buffer layers on insulator (SGOI) structures [1][2][3][4]. This technique can control the strains in strained Si by tuning the Ge fraction of the SGOI; however, it cannot be applied to 3D microstructures, such as vertical type CMOSs.…”
Section: Introductionmentioning
confidence: 98%
“…Several studies focused on the issue that the oxide growth rate was enhanced with respect to pure Si under different conditions, 4-6 while many other authors were interested in the strain relaxation processes of SiGe layer. [7][8][9] Some researches investigated the accumulation and diffusion of Ge atoms during the oxidation process. 10,11 In addition, several models were proposed to explain the oxidation kinetics of SiGe.…”
Section: Introductionmentioning
confidence: 99%