Implementation of 8 Bit Microprocessor Using Current Mode Logic (CML) Approach

Jyotsna, K. A.; Kumar, P. Satish; Madhavi, B. K.

doi:10.1109/i2ct.2018.8529461

Cited by 4 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…(3) [25]. The equivalent resistance is tuned by the control voltage V ctrl at the gates of the PMOS transistors [14,26], and the output conductance of the PMOS transistor can be approached as 1…”

Section: Ring Vco-based On Cmos Differential Stagesmentioning

confidence: 99%

Single-Objective Optimization of a CMOS VCO Considering PVT and Monte Carlo Simulations

Castañeda-Aviña

Tlelo‐Cuautle

Fraga

2020

MCA

View full text Add to dashboard Cite

The optimization of analog integrated circuits requires to take into account a number of considerations and trade-offs that are specific to each circuit, meaning that each case of design may be subject to different constraints to accomplish target specifications. This paper shows the single-objective optimization of a complementary metal-oxide-semiconductor (CMOS) four-stage voltage-controlled oscillator (VCO) to maximize the oscillation frequency. The stages are designed by using CMOS current-mode logic or differential pairs and are connected in a ring structure. The optimization is performed by applying differential evolution (DE) algorithm, in which the design variables are the control voltage and the transistors’ widths and lengths. The objective is maximizing the oscillation frequency under the constraints so that the CMOS VCO be robust to Monte Carlo simulations and to process-voltage-temperature (PVT) variations. The optimization results show that DE provides feasible solutions oscillating at 5 GHz with a wide control voltage range and robust to both Monte Carlo and PVT analyses.

show abstract

Section: Ring Vco-based On Cmos Differential Stagesmentioning

confidence: 99%

Single-Objective Optimization of a CMOS VCO Considering PVT and Monte Carlo Simulations

Castañeda-Aviña

Tlelo‐Cuautle

Fraga

2020

MCA

View full text Add to dashboard Cite

show abstract

“…Figure 5 shows the CMOS differential stage with active loads implemented by P-type MOS transistors (M P3 and M P4 ) that must operate in the triode region. The value of the equivalent resistance is controlled by varying the voltage at the gates of the PMOS transistors, which is called control voltage V ctrl [16,27]. The output conductance of the PMOS transistor can be approached as 1 [28].…”

Section: Cmos Differential Stage With Active Loadmentioning

confidence: 99%

Design of a Wide-Band Voltage-Controlled Ring Oscillator Implemented in 180 nm CMOS Technology

et al. 2019

View full text Add to dashboard Cite

The design of a wide-band voltage-controlled oscillator (VCO) modified as a VCO with programmable tail currents is introduced herein. The VCO is implemented by using CMOS current-mode logic stages, which are based on differential pairs that are connected in a ring topology. SPICE simulation results show that the VCO operates within the frequency ranges of 2.65–5.65 GHz, and when it is modified, the VCO with programmable tail currents operates between 1.38 GHz and 4.72 GHz. The design of the CMOS differential stage is detailed along with the symbolic approximation of its dominant pole, which is varied to increase the frequency response in order to achieve a higher oscillation frequency when implementing the ring oscillator structure. The layout of the VCO is described and pre- and post-layout simulations are provided, which are in good agreement using CMOS technology of 180 nm. Finally, process, voltage and temperature variations are performed to guarantee robustness of the designed CMOS ring oscillator.

show abstract

Synthesis and Circuitry of Multi-Valued Digital Current Logic Elements: “Classical” Linear-Monotonic Approach

Chernov

Butyrlagin²,

Prokopenko

et al. 2021

2021 International Conference on Electrical Engineering and Photonics (EExPolytech)

View full text Add to dashboard Cite

Implementation of 8 Bit Microprocessor Using Current Mode Logic (CML) Approach

Cited by 4 publications

References 7 publications

Single-Objective Optimization of a CMOS VCO Considering PVT and Monte Carlo Simulations

Single-Objective Optimization of a CMOS VCO Considering PVT and Monte Carlo Simulations

Design of a Wide-Band Voltage-Controlled Ring Oscillator Implemented in 180 nm CMOS Technology

Synthesis and Circuitry of Multi-Valued Digital Current Logic Elements: “Classical” Linear-Monotonic Approach

Contact Info

Product

Resources

About