2009 11th Electronics Packaging Technology Conference 2009
DOI: 10.1109/eptc.2009.5416579
|View full text |Cite
|
Sign up to set email alerts
|

Improving package assembly process yield for complex high density flip chip applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 6 publications
0
0
0
Order By: Relevance
“…An initial design package of SSD for a semiconductor integrated circuit (IC) is less complicated and well established; hence, using the design package produced very less reject [6]. However, with recent New Product Introduction (NPI) development towards maximizing the die size while remaining the device foot print [7], solder short becomes the biggest contributor to the overall die attach yield. Figure 3 illustrates the solder short phenomena for a down set leadframe type package.…”
Section: Fig 1 Ssd Dispensing Technique [4]mentioning
confidence: 99%
“…An initial design package of SSD for a semiconductor integrated circuit (IC) is less complicated and well established; hence, using the design package produced very less reject [6]. However, with recent New Product Introduction (NPI) development towards maximizing the die size while remaining the device foot print [7], solder short becomes the biggest contributor to the overall die attach yield. Figure 3 illustrates the solder short phenomena for a down set leadframe type package.…”
Section: Fig 1 Ssd Dispensing Technique [4]mentioning
confidence: 99%