2012
DOI: 10.1109/led.2012.2206789
|View full text |Cite
|
Sign up to set email alerts
|

InAs–Si Nanowire Heterojunction Tunnel FETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
59
0

Year Published

2013
2013
2016
2016

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 130 publications
(59 citation statements)
references
References 15 publications
0
59
0
Order By: Relevance
“…[5][6][7][8] III-V nanowire/Si heterojunctions with less dislocations have been achieved due to recent progress in epitaxial techniques such as selective-area growth (SAG) regardless of any mismatch in lattice constant and thermal coefficients, which have enabled the integration of III-V NWs on Si with precise positioning and vertical alignment. [9][10][11] This nm-scaled heteroepitaxy has produced inherently abrupt junctions across the III-V nanowire and Si and has demonstrated the potential of steep subthreshold slope (SS) switches using InAs NW/Si heterojunctions.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…[5][6][7][8] III-V nanowire/Si heterojunctions with less dislocations have been achieved due to recent progress in epitaxial techniques such as selective-area growth (SAG) regardless of any mismatch in lattice constant and thermal coefficients, which have enabled the integration of III-V NWs on Si with precise positioning and vertical alignment. [9][10][11] This nm-scaled heteroepitaxy has produced inherently abrupt junctions across the III-V nanowire and Si and has demonstrated the potential of steep subthreshold slope (SS) switches using InAs NW/Si heterojunctions.…”
mentioning
confidence: 99%
“…5,6,8,12 Thus, we have to discuss the feasibility of using other III-V NW/Si heterojunctions for future TFET applications. In this regard, InGaAs NW/Si heterojunctions are good candidates to utilize for TFET applications because InGaAs has bandgap tuning capabilities, allowing narrow InAs-and wide GaAs-like band structures.…”
mentioning
confidence: 99%
“…Second, nanowire devices can be constructed both in a horizontal and vertical arrangement. Both features have been exploited in [86,87] where CMOS compatible nanowire structures using a Si/InAs heterostructure as a building block for TFETs are demonstrated.…”
Section: Electron Devices Based On Silicon Nanowiresmentioning
confidence: 99%
“…However, the ON-OFF ratio falls short of requirements for various ITRS technologies (http://www.itrs.net/Links/2012ITRS/Home2012.htm). The main reason for the poor off-state current is the leakage current through the Schottky barrier (Franklin et al, 2012a,b) and III-V devices (Gu et al, 2012;Dey et al, 2013) (Zhou et al, 2012;Dey et al, 2013;Moselund et al, 2012;Hu, 2008;Wang et al, 2010;Ganapathi and Salahuddin, 2011;Gnani et al, 2011;Tomioka et al, 2012). The ITRS targeted values for low operating power (LOP) and high performance (HP) technologies are highlighted (http://www.itrs.net/Links/2012ITRS/Home2012.htm).…”
Section: Itrs Requirements-2024mentioning
confidence: 99%