2008
DOI: 10.1063/1.2972121
|View full text |Cite
|
Sign up to set email alerts
|

Influence of interface roughness on the performance of nanoparticulate zinc oxide field-effect transistors

Abstract: Nanoparticulate zinc oxide is regarded as one of the most promising inorganic materials for printable field-effect transistors (FETs), which work in the n-channel enhancement mode, due to the compatibility with solution, low-temperature, and high throughput processes. Since nanoparticulate films are composed of the nanoparticles and their agglomerates, the roughness of the interface to the insulating layer, where the channel of the FETs is formed, is a critical issue. Thus, the influence of the interface rough… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

4
60
0

Year Published

2009
2009
2021
2021

Publication Types

Select...
9

Relationship

2
7

Authors

Journals

citations
Cited by 71 publications
(64 citation statements)
references
References 23 publications
4
60
0
Order By: Relevance
“…It is worthwhile to compare the difference between dielectric gating and electrochemical gating for the case of printable nanoparticulate structures. For a nanoparticle channel field-effect device with dielectric gating it is a prerequisite to have a quality interface between the dielectric and nanoparticles to ensure sufficient gating efficiency [13]. Therefore, a quality dispersion of nanoparticles with low agglomerate size is required.…”
Section: Resultsmentioning
confidence: 99%
“…It is worthwhile to compare the difference between dielectric gating and electrochemical gating for the case of printable nanoparticulate structures. For a nanoparticle channel field-effect device with dielectric gating it is a prerequisite to have a quality interface between the dielectric and nanoparticles to ensure sufficient gating efficiency [13]. Therefore, a quality dispersion of nanoparticles with low agglomerate size is required.…”
Section: Resultsmentioning
confidence: 99%
“…Furthermore, high film porosity and roughness at the interface semiconductor/gate dielectrics have been demonstrated to be detrimental for the TFT performance. 190,238 The impact of residual ligands, grain boundaries, as well as interfacial roughness generally limit the carrier mobility of flexible n-type solution-processed metal oxide semiconductor NP TFTs in approach (A) to below 1 cm 2 . 76,227 Nevertheless, difficulties of alignment and accurate placement of the NWs with respect to the source/drain electrodes are a drawback for more widespread applications.…”
Section: Fabrication Techniquesmentioning
confidence: 99%
“…In general, two approaches can be used to solution-deposit metal oxide semiconducting materials: 236 (A) The material is first synthesized and tailored into nanoparticles, nanorods, or nanowires. 76,190,226,227,230,231,238 These nano-scaled shapes are then dispersed in suitable solvents and subsequently deposited and dried. (B) Alternatively, the precursor solution is first deposited and then converted to the final metal oxide semiconducting material, most commonly via thermal annealing at temperatures in the range of 200 to 500 C, or alternatively via UV irradiation.…”
Section: Fabrication Techniquesmentioning
confidence: 99%
“…[4,15,16]. Improvements in the μ FE with longer UV irradiation as shown in Table 1 seem to be the result of the modification of the channel/dielectric interface that decreased the density of interface traps.…”
Section: Effect Of Uv Treatment On Initial Device Characteristicsmentioning
confidence: 82%