2010 12th Electronics Packaging Technology Conference 2010
DOI: 10.1109/eptc.2010.5702703
|View full text |Cite
|
Sign up to set email alerts
|

Integration of carrierless ultrathin wafers into a TSV process flow

Abstract: This paper presents a new carrierless approach to handling and processing ultra-thin Silicon which is predominantly used in processing Through Silicon Via (TSV) wafers. Currently, the state of the art consists of bonding the wafers having the vias onto a carrier wafer, after which the thinning steps of the wafer and the backside processing, e.g. Redistribution (RDL) or Bumping, are performed. By means of temporarily bonding the wafer to a carrier, the wafer has structural integrity and can be handled and proce… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2020
2020

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…7 The warpage of the ultrathin wafer can be lowered and the breakage risk during handling can be controlled by using the BGWOR method. 8–10
Figure 1.Schematic of Back Grinding of Wafer with Outer Rim by cup diamond grinding wheel.
…”
Section: Introductionmentioning
confidence: 99%
“…7 The warpage of the ultrathin wafer can be lowered and the breakage risk during handling can be controlled by using the BGWOR method. 8–10
Figure 1.Schematic of Back Grinding of Wafer with Outer Rim by cup diamond grinding wheel.
…”
Section: Introductionmentioning
confidence: 99%