2017
DOI: 10.1016/j.egypro.2017.05.240
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of gate drive strategies for high voltage GaN HEMTs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(6 citation statements)
references
References 11 publications
0
6
0
Order By: Relevance
“…For C g measurement, the drain electrode is connected to the source electrode, the gate-biased voltage is swept from 0 to 6 V; for C iss , C oss , and C rss measurements, the gate-biased voltage is 0 V and the V ds is swept from 0 to 300 V. Obvious decrease of C g at high temperatures can be observed; however, the C iss , C oss , and C rss show neglected changes at high temperatures. From [19], the measured C g can be lower than the intrinsic value when the channel resistance (R CH ) increases at high temperatures due to the distribution effect, seen in (6). In this way, the measured variations cannot indicate the change of the intrinsic gate capacitance, meaning that the decrease of µ eff induces larger error to the results when characterising C g .…”
Section: Dynamic Electrical Performancesmentioning
confidence: 98%
See 1 more Smart Citation
“…For C g measurement, the drain electrode is connected to the source electrode, the gate-biased voltage is swept from 0 to 6 V; for C iss , C oss , and C rss measurements, the gate-biased voltage is 0 V and the V ds is swept from 0 to 300 V. Obvious decrease of C g at high temperatures can be observed; however, the C iss , C oss , and C rss show neglected changes at high temperatures. From [19], the measured C g can be lower than the intrinsic value when the channel resistance (R CH ) increases at high temperatures due to the distribution effect, seen in (6). In this way, the measured variations cannot indicate the change of the intrinsic gate capacitance, meaning that the decrease of µ eff induces larger error to the results when characterising C g .…”
Section: Dynamic Electrical Performancesmentioning
confidence: 98%
“…There are several approaches to make GaN HEMTs normally off, including Cascode structure [2], recessed‐gate metal‐insulator‐semiconductor structure (MIS‐HEMT) [3], fluorine‐treatment [4], and p‐GaN gate cap structure (p‐GaN HEMT) [5]. Considering the difficulties and costs of the manufacturing process, the devices performances, and the reliabilities of the devices, the Cascode HEMTs and p‐GaN HEMTs are commercialised at present [6].…”
Section: Introductionmentioning
confidence: 99%
“…GaN HEMTs are aggressively used in high-performance compact power supplies for fast chargers, data centers, light detection and ranging (LiDAR), and other applications because they exhibit exceptional performance as power-switching devices, including ultrahigh switching frequencies and high conversion efficiency [16,170]. It is important to note that the on-state losses and switching losses can greatly decrease while maintaining the desired normally off feature in a cascade GaN HEMT built from a high-voltage D-mode GaN HEMT and a high-speed, low-voltage, and Si MOSFET [170]. It is rather relatively simple since controlling a cascade GaN HEMT is identical to driving a Si-MOSFET.…”
Section: Gan High Electron Mobility Transistor (Hemt)mentioning
confidence: 99%
“…Single-chip D-mode GaN devices with an insulated (MIS) gate structure have a wider gate swing and a reduced gate leakage current, which are advantages over other GaN devices [13]. However, they require a negative gate drive voltage for protection, which is hard to achieve with conventional Si gate drivers, making them challenging to implement in applications [14,15]. In order to overcome the limitations of D-mode GaN power devices, the cascode configuration takes advantage of the MIS structure and has been widely reported as an effective device [16,17].…”
Section: Introductionmentioning
confidence: 99%