2017 IEEE 30th International Conference on Microelectronics (MIEL) 2017
DOI: 10.1109/miel.2017.8190102
|View full text |Cite
|
Sign up to set email alerts
|

Investigation on cylindrical gate-all-around (GAA) tunnel FETS scaling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…The gate to source voltage is changing between the 0V to 1V and at the V DS = 1V, the maximum drain current (I D ) is 0.1628 mA and 0.3052 mA for SG-CGAA MOSFET and DG-CGAA MOSFET respectively. In the double gate structure the value of the drain current increases due to both inner gate and outer gate [11][12][13][14][15][16][17]. The channel region is controlled by both the gates, so the drain current enhances, so the on current enhances, and also the off current reduces.…”
Section: Device Structurementioning
confidence: 99%
“…The gate to source voltage is changing between the 0V to 1V and at the V DS = 1V, the maximum drain current (I D ) is 0.1628 mA and 0.3052 mA for SG-CGAA MOSFET and DG-CGAA MOSFET respectively. In the double gate structure the value of the drain current increases due to both inner gate and outer gate [11][12][13][14][15][16][17]. The channel region is controlled by both the gates, so the drain current enhances, so the on current enhances, and also the off current reduces.…”
Section: Device Structurementioning
confidence: 99%
“…It is well known that miniaturizing conventional metal-oxide-semiconductor field-effect transistor (MOSFETs) at the nanoscale [2] results in a higher magnetic sensitivity with respect to the magnetic field due to the smaller active channel area [3], [4]. It allows a variety of complex short-channel effects (SCE) such as hot carrier effect, threshold voltage, substrate carrier effect, Hall voltage, will occur within linear region with large fluctuations in drain voltage [5], [6]. The effect of the parasitic effect on the external electrical properties of field effect transistors has been reported in the field of MOSFETs [7], [8] microelectronics, and some studies have also studied materials that conduct current [9].…”
Section: Introductionmentioning
confidence: 99%
“…In the field of microelectronics technology reported parasitic effect on the external electrical characteristics in the field effect transistors metal-oxide-semiconductor field-effect transistor (MOSFET) [4]- [7], a few research has also motivated exploring the presence of a magnetic field in the carrier transport phenomena in any substance carrying current, and thus also in the active region of semiconductor devices especially in the technology of complementary metal-oxide-semiconductor (CMOS) field-effect transistor [8], [9]. The downscaling of dimensions of conventional MOSFETs at the nano-scale [10]- [12] is known to have a high magnetic sensitivity to the magnetic field [13], [14] because of the low active channel area. This leads to complicated various short channel effects (SCE) such as the effect of hot carriers effect, threshold voltage Indonesian J Elec Eng & Comp Sci ISSN: 2502-4752  roll-off, substrate carrier effect, higher change in hall voltage and drain-source resistance (RDS) in the linear region [8], [13], [15], [16].…”
Section: Introductionmentioning
confidence: 99%