2022 19th International SoC Design Conference (ISOCC) 2022
DOI: 10.1109/isocc56007.2022.10031533
|View full text |Cite
|
Sign up to set email alerts
|

Kyber Accelerator on FPGA Using Energy-Efficient LUT-Based Barrett Reduction

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Bit-Parallel NTT (BP-NTT) [6] architecture uses static random access memory (SRAM) and bit-parallel modular multiplication to improve their NTT process. Barret reduction is a popular modular algorithm for optimizing the butterfly unit [7]. Fritzman and Sepulveda [8] discuss possible side-channel attacks on NTT hardware implementation and propose a low-power design with a single-port RAM.…”
Section: Introductionmentioning
confidence: 99%
“…Bit-Parallel NTT (BP-NTT) [6] architecture uses static random access memory (SRAM) and bit-parallel modular multiplication to improve their NTT process. Barret reduction is a popular modular algorithm for optimizing the butterfly unit [7]. Fritzman and Sepulveda [8] discuss possible side-channel attacks on NTT hardware implementation and propose a low-power design with a single-port RAM.…”
Section: Introductionmentioning
confidence: 99%