2009
DOI: 10.1088/1742-6596/154/1/012017
|View full text |Cite
|
Sign up to set email alerts
|

LISA phasemeter development: Advanced prototyping

Abstract: Abstract.We present the status of our investigations on the LISA Phasemeter. The new prototype is based on a custom-designed breadboard with four high-speed ADC and two DAC channels, extended readout capabilities and a large FPGA (field programmable gate array). The required main functionalities and performance of the prototype have been demonstrated in laboratory conditions.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
19
0
2

Year Published

2012
2012
2017
2017

Publication Types

Select...
7
1
1

Relationship

2
7

Authors

Journals

citations
Cited by 24 publications
(21 citation statements)
references
References 2 publications
0
19
0
2
Order By: Relevance
“…The measurement needs to be performed with a noise level of the order of µcycle/ √ Hz. The readout system, or phasemeter, for these interferometers is implemented by digitising the heterodyne signals and determining the phase using an IQ demodulation system [2,3] implemented in an FPGA. Due to the high initial phase noise measured by each interferometer and also the continuously varying Doppler shifts in the LISA constellation, this digital IQ demodulation is embedded in a closed-loop phase and frequency tracking system, a phase-locked loop (PLL) or more specifically an all digital phase-locked loop (ADPLL).…”
Section: Introductionmentioning
confidence: 99%
“…The measurement needs to be performed with a noise level of the order of µcycle/ √ Hz. The readout system, or phasemeter, for these interferometers is implemented by digitising the heterodyne signals and determining the phase using an IQ demodulation system [2,3] implemented in an FPGA. Due to the high initial phase noise measured by each interferometer and also the continuously varying Doppler shifts in the LISA constellation, this digital IQ demodulation is embedded in a closed-loop phase and frequency tracking system, a phase-locked loop (PLL) or more specifically an all digital phase-locked loop (ADPLL).…”
Section: Introductionmentioning
confidence: 99%
“…An issue that arises is the masking of reference channel phase noise induced frequency fluctuations in a differential measurement. Since both lasers receive their error signal from the demodulation of their cavity signal against the same reference NCO, phase noise ϕ R (t) as introduced in (16) will drive the frequency of both laser 1 and laser 2 according to (18). This will affect their absolute stability, but in a measurement of their differential frequency noise there is a strong common-mode rejection of this phase noise driven frequency modulation.…”
Section: Resultsmentioning
confidence: 99%
“…PM prototyping is based on Field-ProgrammableGate-Arrays (FPGAs) [18], programmable microchips normally used for custom interfacing and streamlining calculations in real-time systems. The beat notes are digitized by ADCs at a sampling rate in the 50 MHz to 80 MHz range, depending on the actual implementation, Simplified PM channel layout.…”
Section: Controller Implementation In Phasemeter Hardwarementioning
confidence: 99%
“…The signal of each DDS channel is split, amplified and mixed before going through a low-pass filter and being measured by the phasemeter developped at the Albert Einstein Institute in Hanover Germany (see [2]). DDS channel 1 represents the local arm (i.e.…”
Section: B Electronic Partmentioning
confidence: 99%