2007
DOI: 10.1109/ted.2007.904986
|View full text |Cite
|
Sign up to set email alerts
|

Logic Suitability of 50-nm $\hbox{In}_{0.7} \hbox{Ga}_{0.3}\hbox{As}$ HEMTs for Beyond-CMOS Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
42
0

Year Published

2010
2010
2024
2024

Publication Types

Select...
5
2
1

Relationship

1
7

Authors

Journals

citations
Cited by 87 publications
(43 citation statements)
references
References 19 publications
1
42
0
Order By: Relevance
“…DIBL and SS also improve as t ins is decreased. All these figures of merit are defined as in [18]. The short-channel figures of merit achieved by t ins = 5-nm devices are excellent and at least comparable to the best published data on Si CMOS devices from the literature of similar gate length [ Fig.…”
Section: A DC Characteristicssupporting
confidence: 63%
“…DIBL and SS also improve as t ins is decreased. All these figures of merit are defined as in [18]. The short-channel figures of merit achieved by t ins = 5-nm devices are excellent and at least comparable to the best published data on Si CMOS devices from the literature of similar gate length [ Fig.…”
Section: A DC Characteristicssupporting
confidence: 63%
“…Germanium was also proposed to be an alternative channel material because of its high mobility because of its larger energy relaxation time and may allow the velocity overshoot to occur in longer gate lengths. In was predicted that some other higher mobility materials, such as graphene, GaAs, and InSb, may also be introduced in some farther technology nodes [47][48][49][50].…”
Section: Channel Engineeringmentioning
confidence: 99%
“…Recently, higher indium concentration In 0.7 Ga 0.3 As and InAs channel QWFETs have been experimentally demonstrated with gate length (L G ) down to 50 nm with excellent short channel performance and high speed response operating at 0.5 V supply voltage [7][8][9], albeit with large separation between the source and drain metal electrodes (L SD = 2 lm). In order to implement III-V QWFETs in future high-performance logic applications, its scalability both in terms of physical gate length as well as the overall footprint of the transistor should be thoroughly investigated.…”
Section: Introductionmentioning
confidence: 99%
“…The paper is organized as follows. In Section 2, we perform calibration of the numerical simulator to the experimental 50 nm L G In 0.7 Ga 0.3 As QWFETs [7,8], to match both the ON-current in linear and saturation regime as well as the sub-threshold response. In Section 3, we investigate the effect of both lateral and vertical scaling on the In 0.7 Ga 0.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation