Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedback

Abstract

Abstract-A low-power 1.2 V 6-bit 1-GS/s time-interleaved pipeline ADC designed in 130 nm CMOS is described. It is based on a new 2-channel 1.5-bit MDAC that performs openloop residue amplification using a shared amplifier employing local-feedback. Time mismatches between channels are highly attenuated, simply by using two passive front-end Sample-andHold circuits, with dedicated switch-linearization control circuits, driven by a single clock phase. Simulated results of the ADC achieve 5.35-bit ENOB, with 20 mW and without requiring any gain control/calibration scheme.

A 6-bit 2GS/s Low Power Flash ADC

“…A TI ADC comprises several analog-to-digital (A/D) channels, and coordinates their operation so that the analog input is sampled and converted sequentially by different A/D channels. Different types of A/D channels have been used, including pipelined ADCs [3][4] [5] and SAR ADCs [6]. But, this kind of architecture still exist some shortcomings.…”

Switched-capacitor multiply-by-two amplifier with reduced capacitor mismatches sensitivity and full swing sample signal common-mode voltage

“…In another resolution OE7 , two operational amplifiers (OPAs) are necessary to obtain the gain of two. In resolution [8], the gain is based on the value of resisters. In this brief, one OPA is used to achieve the gain of two in only one cycle.…”