2020
DOI: 10.1016/j.apsusc.2020.147312
|View full text |Cite
|
Sign up to set email alerts
|

Low-temperature re-oxidation of near-interface defects and voltage stability in SiC MOS capacitors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
5
0

Year Published

2021
2021
2025
2025

Publication Types

Select...
9

Relationship

1
8

Authors

Journals

citations
Cited by 15 publications
(6 citation statements)
references
References 56 publications
1
5
0
Order By: Relevance
“…In this work, although only 800 • C-1000 • C has been investigated, we infer that such trend can be slightly extended to higher temperature (∼ 1100 • C or more), because the reaction mechanism does not change. While for the case of POA at < 800 • C, although the oxide growth that degrades the interface nearly stops, the POA effect on gate stack improvement also becomes quite limited in short time span such as 5 min in this study, which is consistent with the results by Yin et al and Kita et al [33,34] Therefore, by considering the above-mentioned tradeoffs, we believe a critical temperature T c should exist. For the POA temperature lower than T c , the removal rate of residual carbon increases with the increase of temperature, while for the POA temperature higher than T c , it decreases with the increase of temperature, even with a net increase of residual carbon.…”
Section: -3supporting
confidence: 90%
See 1 more Smart Citation
“…In this work, although only 800 • C-1000 • C has been investigated, we infer that such trend can be slightly extended to higher temperature (∼ 1100 • C or more), because the reaction mechanism does not change. While for the case of POA at < 800 • C, although the oxide growth that degrades the interface nearly stops, the POA effect on gate stack improvement also becomes quite limited in short time span such as 5 min in this study, which is consistent with the results by Yin et al and Kita et al [33,34] Therefore, by considering the above-mentioned tradeoffs, we believe a critical temperature T c should exist. For the POA temperature lower than T c , the removal rate of residual carbon increases with the increase of temperature, while for the POA temperature higher than T c , it decreases with the increase of temperature, even with a net increase of residual carbon.…”
Section: -3supporting
confidence: 90%
“…Compared with SiO 2 , the interfacial SiO x C y transition layer is a carbon-rich one, therefore the breakdown field of the interfacial transition layer should be lower, because residual carbon is the major origin of interface traps. [32,33] Moreover, from the aspect of POA temperature dependence, as shown in Fig. 4(b), the sample annealed at 800 • C shows the longest T bd when compared with the as-oxidized one and the ones annealed at higher temperature.…”
Section: -3mentioning
confidence: 89%
“…On the other hand, the thickness and relative Si and C element contents of the interface-transition region decrease with the increase in O 3 oxidation temperature in a range of 1100 • C-1200 • C. The interface-transition region of the sample obtained by O 3 oxidation at 1200 • C is the thinnest, and its thickness is approximately 0.4 nm less than that of the samples formed by dry oxidation at the same oxidation temperature. Given that a thin interface-transition region and low Si and C element contents in the interfacetransition region can reduce the existence possibility of Si-and C-related defects in the interface-transition region, [42] we infer that O 3 oxidation can suppress the formation of defects in the interface-transition region.…”
Section: Element Distribution Near Sic/sio 2 Interfacementioning
confidence: 84%
“…For III-N nitride surfaces, also carbon impurities have been considered as one dominant defect type [234,235] but the nitride surfaces are not yet understood as well as other III-V surfaces. Similarly the SiC surfaces need future studies to establish the most probable defects, which include C-C bonding [236][237][238] even if C-C bond signal is not clear in XPS, but here it is worth to remind the limited XPS resolution and compare it to an expected C-C density.…”
Section: Which Interface Defects Do Cause Extra Electron Levels In Th...mentioning
confidence: 99%