1995
DOI: 10.1109/81.477206
|View full text |Cite
|
Sign up to set email alerts
|

Low-voltage analog IC design in CMOS technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
11
0

Year Published

1999
1999
2017
2017

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 30 publications
(11 citation statements)
references
References 8 publications
0
11
0
Order By: Relevance
“…This shows that the circuit is capable of low voltage operation and hence low power consumption of the circuit can be achieved. This low voltage operation of the proposed circuit is due to the use of single stacked transistor along with a memristor connected load unlike the other low voltage mode multipliers that use double stacked transistors [4][5] [19]. Thus, it can be operated at a voltage as low as ±0.3V with moderate linearity.…”
Section: Low Voltage Operation and Reduced Power Consumptionmentioning
confidence: 96%
“…This shows that the circuit is capable of low voltage operation and hence low power consumption of the circuit can be achieved. This low voltage operation of the proposed circuit is due to the use of single stacked transistor along with a memristor connected load unlike the other low voltage mode multipliers that use double stacked transistors [4][5] [19]. Thus, it can be operated at a voltage as low as ±0.3V with moderate linearity.…”
Section: Low Voltage Operation and Reduced Power Consumptionmentioning
confidence: 96%
“…To avoid transconductance and slew-rate variations when both of the input pairs operate, a feed-forward cancellation circuit is used in this design increasing the power consumption. The designs [1][2][3][4][5][6] require at least 2 V supply voltage.…”
Section: Introductionmentioning
confidence: 99%
“…The conventional rail-to-rail input stage is based on complementary differential amplifier [1][2][3][4][5] requiring some complexity to reach small variations of transconductance and slew-rate. Apart from few exceptions such as [4], this method assumes matching between input devices of different type which is difficult to achieve due to process parameters variations.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The differential input pair used in opamps and OTAs has an inherent limitation of reduced input common-mode range (CMR) [1]. This problem can be avoided with parallel-connected complementary differential pairs in the input stage [2], but this method sets a minimum requirement on the supply voltage, limiting its application to supply voltages in the order of 3 V. In addition, this technique results in a varying opamp transconductance depending on the input common-mode (CM) voltage, and therefore extra circuits are necessary to keep the transconductance constant [3]. There are several other techniques to obtain a rail-to-rail input CM swing.…”
mentioning
confidence: 99%