35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.
DOI: 10.1109/micro.2002.1176260
|View full text |Cite
|
Sign up to set email alerts
|

Managing static leakage energy in microprocessor functional units

Abstract: Abstract

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

2
86
0

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 52 publications
(88 citation statements)
references
References 15 publications
2
86
0
Order By: Relevance
“…We choose floating-point resources because they are not used by integer applications and hence are a likely candidate for leakage management techniques such as standby power modes or powergating [16,20]. The insight is that if there is significant vari- ation in power across cores for a given functional unit, we may benefit from selecting specific applications to run on appropriate cores.…”
Section: Case Study 1: Core-to-core Power Variationsmentioning
confidence: 99%
“…We choose floating-point resources because they are not used by integer applications and hence are a likely candidate for leakage management techniques such as standby power modes or powergating [16,20]. The insight is that if there is significant vari- ation in power across cores for a given functional unit, we may benefit from selecting specific applications to run on appropriate cores.…”
Section: Case Study 1: Core-to-core Power Variationsmentioning
confidence: 99%
“…Techniques have been proposed to reduce static power consumption of various microprocessor components which include Level 1 12 and Level 2 Caches [16,17,18,9] and Functional/Execution Units [10,6,19]. Additional hardware support is needed to reduce static power consumption of various microarchitectural components, which is discussed below.…”
Section: Static Power Reduction Techniquesmentioning
confidence: 99%
“…The components can be put into a low leakage state either by (1) [20,26] and the third technique is the Input Vector Control [25,28].…”
Section: Hardware Techniques To Reduce Static Powermentioning
confidence: 99%
“…This is because power consumption depends on the circuit activity factor that can vary significantly across tasks [16]. Moreover, modern low-power processors engage aggressive clock gating and static power saving techniques [6], [9], [8] where the idle functional units are either clock gated or completely switched off. The power consumption in such a scenario depends heavily on the usage pattern of the functional units, which again varies significantly across tasks.…”
Section: Introductionmentioning
confidence: 99%