Micronetworking: reliable communication on 3D integrated circuits

Contreras, Andres; Moon, Todd K.; Dasu, Aravind; Gunther, Jacob H.

doi:10.1049/el.2010.2193

Cited by 2 publications

(3 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In [4] a switching network called the micronetworking for inter-chip communication to utilise the TSV redundancy was proposed. A switching node with three tracks per tier is given in [4] but for the given example shown in Fig.…”

Section: Fig 1 Major Previous Work In Tsv Redundancymentioning

confidence: 99%

“…A switching node with three tracks per tier is given in [4] but for the given example shown in Fig. 2a a switching node with four tracks, shown in Fig.…”

Section: Fig 1 Major Previous Work In Tsv Redundancymentioning

confidence: 99%

“…Assume the branch effort is mainly due to the total capacitive load composed of the input capacitance Cv of the TSV and the input capacitances of switches, Cs, the performance impacts due to the capacitive load are estimated in row 6. From the seventh row all interconnected paths are almost balanced except the scheme in [4]. The next two rows present the comparison of repair rate.…”

Section: Fig 4 Proposed Priority Switching Cellmentioning

confidence: 99%

See 2 more Smart Citations

High-performance built-in self-routing for through-silicon vias

Huang¹

2012

Electron. Lett.

View full text Add to dashboard Cite

In this reported work, a built-in self-routing scheme is developed for exploring the through-silicon via (TSV) redundancy to the extremes. A built-in self-router consists of a built-in self-tester for testing the TSVs, and a priority switching network for selecting from M TSVs to N inter-chip interconnects. A switching cell is developed to sequentially construct the priority switching network for area reduction and synthesis regularity. Although a long latency is needed for the encoding network, the best performance during inter-chip communication can be achieved due to only one switch per tier in normal operations. In a multiple fault model with no more than M 2 N defected TSVs, the repair rate can be always 100%.

show abstract

Section: Fig 1 Major Previous Work In Tsv Redundancymentioning

confidence: 99%

“…A switching node with three tracks per tier is given in [4] but for the given example shown in Fig. 2a a switching node with four tracks, shown in Fig.…”

Section: Fig 1 Major Previous Work In Tsv Redundancymentioning

confidence: 99%

Section: Fig 4 Proposed Priority Switching Cellmentioning

confidence: 99%

See 1 more Smart Citation