2008
DOI: 10.1007/978-0-387-76534-1_2
|View full text |Cite
|
Sign up to set email alerts
|

Monolithic 3D Integrated Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2009
2009
2018
2018

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 41 publications
0
1
0
Order By: Relevance
“…chip-to-wafer, waferto-wafer and full monolithic integration) [3,7,8,[10][11][12][13][14][15][16]. Each approach uses different alignment methods, bonding techniques etc., offering different vertical interconnect densities, and hence a various degree of improvement of ICs.…”
Section: -D Integration Prolongs Moore's Lawmentioning
confidence: 99%
“…chip-to-wafer, waferto-wafer and full monolithic integration) [3,7,8,[10][11][12][13][14][15][16]. Each approach uses different alignment methods, bonding techniques etc., offering different vertical interconnect densities, and hence a various degree of improvement of ICs.…”
Section: -D Integration Prolongs Moore's Lawmentioning
confidence: 99%