2011 Asia Pacific Conference on Postgraduate Research in Microelectronics &Amp; Electronics 2011
DOI: 10.1109/primeasia.2011.6075080
|View full text |Cite
|
Sign up to set email alerts
|

Multiple continuous error correct code for high performance network-on-chip

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…In (17), all correctable error bit patterns up to 5 bits are considered. The probability of random residual error of MECCRLB scheme for correcting up to 5 random error bits is considered as This work is licensed under a Creative Commons Attribution 4.0 License.…”
Section: Performance Estimation Methodologies Of Tec Coding Schemmentioning
confidence: 99%
See 3 more Smart Citations
“…In (17), all correctable error bit patterns up to 5 bits are considered. The probability of random residual error of MECCRLB scheme for correcting up to 5 random error bits is considered as This work is licensed under a Creative Commons Attribution 4.0 License.…”
Section: Performance Estimation Methodologies Of Tec Coding Schemmentioning
confidence: 99%
“…Wang et.al. [17] developed Multiple Continuous Error Correct Coding (MCECC) scheme to reinforce burst error correction. This supports burst error correction of up to 14 continuous error bits.…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Crosstalk avoidance random burst error detection and correction (CARBEDC) code [3] and crosstalk avoidance enhanced double error correction (CAEDEC) code [41] were proposed for multi‐bit error correction, but they could correct only two‐ and three‐bit errors. The authors proposed multiple continuous error correct coding (MCECC) [42] that could correct the only continuous error to 14 bits and reduce 50% crosstalk effect with a suitable design. Joint crosstalk‐aware multiple error correction (JMEC) [43] with the interleaving technique was proposed, and it was a combination of odd‐weight‐column and duplication.…”
Section: Existing Error Control Methods For On‐chip Interconnectsmentioning
confidence: 99%