New Implementation of RSFQ Superconductive Digital Gates

Global interconnects in VLSI complexity single flux quantum systems

“…The location of the splitters and the length of the interconnects determine the clock skew and delay of each clock path. JTLs are often used within each block if the distance between cells is short [49,61,62].…”