2005
DOI: 10.1016/j.sna.2005.03.008
|View full text |Cite
|
Sign up to set email alerts
|

Novel room-temperature first-level packaging process for microscale devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

1
6
0

Year Published

2005
2005
2021
2021

Publication Types

Select...
4
3
2

Relationship

1
8

Authors

Journals

citations
Cited by 23 publications
(7 citation statements)
references
References 15 publications
1
6
0
Order By: Relevance
“…This disparity may be explained by considering surface roughness of the silicone materials. The surface roughness of gold on the compliant silicone is twice that of gold on the stiff silicone [8]. The difference is clear in the SEM micrographs shown in Figure 3.…”
Section: %mentioning
confidence: 91%
“…This disparity may be explained by considering surface roughness of the silicone materials. The surface roughness of gold on the compliant silicone is twice that of gold on the stiff silicone [8]. The difference is clear in the SEM micrographs shown in Figure 3.…”
Section: %mentioning
confidence: 91%
“…Namely, they avoid the requirement for an ultra-high vacuum and the problems related to III-V oxides, but also enable relatively low processing temperatures and therefore low residual stresses in the assembly [159,[163][164][165]. In addition, the use of monolayers and/or hydrophilic dielectric layers can relax the requirements for surface smoothness of the wafers [166,167]. Finally, we note that III-V wafer bonding can also be accomplished using sulphide-treated surfaces [168][169][170], but these methods are not covered here.…”
Section: Wafer Bonding Techniques For Long Wavelength Infraredmentioning
confidence: 99%
“…The < 5 nm-thick interface is much thinner than that of BCB bonding and should not disrupt the transfer of light between the substrates or the electrical conductivity across the interface [23]. At the same time, the few-nm interface may relax the surface roughness requirements that are imposed by direct bonding [24]. SAM-assisted bonding of two silicon wafers was previously reported [25].…”
Section: Introductionmentioning
confidence: 98%