Proceedings of the 53rd Annual Design Automation Conference 2016
DOI: 10.1145/2897937.2898054
|View full text |Cite
|
Sign up to set email alerts
|

nZDC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 64 publications
(6 citation statements)
references
References 17 publications
0
6
0
Order By: Relevance
“…In [5], each element is subject to small 300-long fault campaign for each of the ten applications collected from both MiBench and SPEC-Int 2006 benchmark suites. A similar gem5-based fault injection framework is described in [4].…”
Section: Related Work In Fault Injection Frameworkmentioning
confidence: 99%
See 3 more Smart Citations
“…In [5], each element is subject to small 300-long fault campaign for each of the ten applications collected from both MiBench and SPEC-Int 2006 benchmark suites. A similar gem5-based fault injection framework is described in [4].…”
Section: Related Work In Fault Injection Frameworkmentioning
confidence: 99%
“…Further, such approaches typically report low simulation performances of up to 3 MIPS [7], which restricts the number and the complexity of fault injection campaigns. While some works consider a single ISA [7], others use only in-house applications [10] or bare-metal implementations [5,3,4]. Different from the above works, SOFIA offers four novel non-intrusive fault injection techniques that provide engineers with flexibility and full control over the fault injection process, allowing to disentangle the cause and effect relationship between an injected fault and the occurrence of possible soft errors, targeting a specific critical application, operating system or API structure/function.…”
Section: Related Work In Fault Injection Frameworkmentioning
confidence: 99%
See 2 more Smart Citations
“…A common approach to achieve instruction-level redundancy is to duplicate the existing instructions of the program and execute them on separate shadow CPU registers [15]- [17]. This means that half of the CPU registers are used for calculations in the program, while the other half are shadow registers.…”
Section: Introductionmentioning
confidence: 99%