2016
DOI: 10.1364/oe.24.021597
|View full text |Cite
|
Sign up to set email alerts
|

On the analytical formulation of excess noise in avalanche photodiodes with dead space

Abstract: Simple, approximate formulas are developed to calculate the mean gain and excess noise factor for avalanche photodiodes using the dead-space multiplication theory in the regime of small multiplication width and high applied electric field. The accuracy of the approximation is investigated by comparing it to the exact numerical method using recursive coupled integral equations and it is found that it works for dead spaces up to 15% of the multiplication width, which is substantial. The approximation is also tes… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2018
2018
2022
2022

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…Note that the value of k for silicon is much larger at very high electric fields present in very thin multiplication regions (e.g., <400 nm [22] [27] than that for bulk silicon) as shown in Fig. 1 in [28]. Fig.…”
Section: Section IV Experimental Validation Of the Theorymentioning
confidence: 89%
See 1 more Smart Citation
“…Note that the value of k for silicon is much larger at very high electric fields present in very thin multiplication regions (e.g., <400 nm [22] [27] than that for bulk silicon) as shown in Fig. 1 in [28]. Fig.…”
Section: Section IV Experimental Validation Of the Theorymentioning
confidence: 89%
“…Moreover, the distributed-injection excess noise factor, ( ), with absorption profile is expressed as = < 2 > 2 , (28) which reduces to the formula as shown at the bottom of this page.…”
Section: Analytical Expressions For Distributed Mixed-injection M mentioning
confidence: 99%
“…While = 0.02 for silicon APDs with wide junctions and low electric field, for high-speed CMOS compatible silicon APDs [15]- [16][17] [18], k approaches 1 as we reach submicrometer thicknesses [19]. When compared with the case of ≈ 0, and for a given thickness of avalanche region, this leads to an increase in the buildup time (defined as the time required for all the impact ionizations to complete, due to additional chain of ionizations from the presence of holes) as well as the tunneling current.…”
Section: Section I Introductionmentioning
confidence: 99%