2020
DOI: 10.1002/jnm.2822
|View full text |Cite
|
Sign up to set email alerts
|

Optimal design for digital comparator using QCA nanotechnology with energy estimation

Abstract: Quantum‐dot cellular automata (QCA) is a transistor‐less technology to implement the nanoscale circuit designs. QCA circuits are fast, highly dense and dissipate less energy as compared to widely used complementary metal oxide semiconductor (CMOS) technology. In this paper, a novel structure for digital comparator using QCA nanotechnology is proposed. Digital comparator is a basic and important module in central processing unit which compares two binary numbers. The proposed digital comparator is optimal, sing… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
17
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 34 publications
(17 citation statements)
references
References 33 publications
0
17
0
Order By: Relevance
“…The proposed XOR consisted of 14 cells, with an area of 0.01 µm 2 and a latency of 0.5 clock cycle. Sharma et al (2020), proposed 1-bit comparator circuit that designed by only 26 cells. Wang et al (2020), proposed a novel XOR/XNOR structure for modular design of QCA circuits.…”
Section: Previous Workmentioning
confidence: 99%
“…The proposed XOR consisted of 14 cells, with an area of 0.01 µm 2 and a latency of 0.5 clock cycle. Sharma et al (2020), proposed 1-bit comparator circuit that designed by only 26 cells. Wang et al (2020), proposed a novel XOR/XNOR structure for modular design of QCA circuits.…”
Section: Previous Workmentioning
confidence: 99%
“…In respect of this, a full adder circuit has been designed and tested in QCA [28]. The optimized design of digital comparator with very low number of cells and low quantum cost and energy dissipation calculation using QCA Designer‐E and QCA Pro is presented in [29].…”
Section: Introductionmentioning
confidence: 99%
“…As a matter of fact, in binary type, a digital comparator receives two inputs and decides if one number is larger than (Singh and Sharma, 2020), smaller than or equal to the other one (Shiri et al, 2019). Due to this importance, the fault-tolerant architecture for the comparators is very required (Sharma, 2020).…”
Section: Introductionmentioning
confidence: 99%