2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium 2010
DOI: 10.1109/rtas.2010.19
|View full text |Cite
|
Sign up to set email alerts
|

Optimal Task Scheduling by Removing Inter-Core Communication Overhead for Streaming Applications on MPSoC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2

Citation Types

0
13
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 30 publications
(13 citation statements)
references
References 9 publications
0
13
0
Order By: Relevance
“…In offline solutions, static schedules are generated at design time and rely on worst-case execution time estimates to compute the DVFS and DPM actions used to scale the voltage and frequency and to switch on/off cores, respectively [10], [11], [18], [19]. Synchronous dataflow (SDF) and cyclo-static dataflow (CSDF) are also known to be powerful modeling tools for static compile-time scheduling onto single and multicore processors [27], [28].…”
Section: Related Workmentioning
confidence: 99%
“…In offline solutions, static schedules are generated at design time and rely on worst-case execution time estimates to compute the DVFS and DPM actions used to scale the voltage and frequency and to switch on/off cores, respectively [10], [11], [18], [19]. Synchronous dataflow (SDF) and cyclo-static dataflow (CSDF) are also known to be powerful modeling tools for static compile-time scheduling onto single and multicore processors [27], [28].…”
Section: Related Workmentioning
confidence: 99%
“…2: frames B and P with deadline d i and d i+1 respectively). The solu- [15,16] independent periodic offline [6,7,8] independent periodic online [13] dependent H.264 online Our solution dependent general online…”
Section: Related Workmentioning
confidence: 99%
“…In order to take advantage of multiprocessor architectures, various techniques have been explored to increase the parallelism of application programs, which usually imposes additional interprocessor communications with considerable overheads. To improve the communication performance between processors, a number of approaches have been developed from various perspectives, e.g., [10], [14], [36], [37]. In particular, a cosynthesis approach that determines energy-efficient memory/communication configurations was proposed for high parallelism applications [14].…”
Section: Introductionmentioning
confidence: 99%
“…A communication-aware framework was developed to allocate and schedule tasks on processors with distributed memory architectures [10]. In [37], a joint rescheduling technique was exploited to overlap task executions and interprocessor communications, thereby reducing communication overheads effectively. The technique was further improved to remove communication overheads with the minimum memory usage for resource-constrained embedded systems [36].…”
Section: Introductionmentioning
confidence: 99%