2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA) 2015
DOI: 10.1109/wipda.2015.7369313
|View full text |Cite
|
Sign up to set email alerts
|

Optimum gate driver design to reach SiC-MOSFET's full potential — Speeding up to 200 kV/μs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
26
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 23 publications
(26 citation statements)
references
References 1 publication
0
26
0
Order By: Relevance
“…Although gate drive is not packaged with power module in an integrated fashion, the basic function of the IPMs defined above can be achieved. More versions of SiC based power module integrated with gate drive have been investigated and demonstrated [77]- [80]. They are generally in developmental stages.…”
Section: Sic Intelligent Power Modulementioning
confidence: 99%
“…Although gate drive is not packaged with power module in an integrated fashion, the basic function of the IPMs defined above can be achieved. More versions of SiC based power module integrated with gate drive have been investigated and demonstrated [77]- [80]. They are generally in developmental stages.…”
Section: Sic Intelligent Power Modulementioning
confidence: 99%
“…There is a small operation margin of the gate-source voltage of the GaN eHEMT, as its recommended drive voltage is 6V and the maximum limit is 7V. Thus, the turn-ON gate resistance is chosen such that gate-source voltage oscillations are kept low, yet without slowing down the switching speed [21]. The gatesource loop schematic shown in Fig.…”
Section: A Gate Drivermentioning
confidence: 99%
“…A state-of-the-art power loop inductance of 1.5 nH including current measurement is reported [20]. The solution is to mold the PCB directly on top of the DBC, in which no bond wires are used [21]- [23]. The structure is shown in Fig.…”
mentioning
confidence: 99%
“…Another method is to connect a Zener diode in a parallel fashion with the gate and source. The circuit design is simple, while the disadvantage is a time delay of the gate voltage detection and a lack of reliability [34].…”
Section: Clamping the Gate-source Voltagementioning
confidence: 99%