2006
DOI: 10.1016/j.nima.2006.04.092
|View full text |Cite
|
Sign up to set email alerts
|

Overview and status of the ALICE silicon pixel detector

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
4
0

Year Published

2006
2006
2010
2010

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 11 publications
(4 citation statements)
references
References 6 publications
0
4
0
Order By: Relevance
“…While failure modes described in Sect. 4.4.1 and 4.4.2 are expected to occur only in the prototyping stage, when the procedures are not yet well established, the experience of other pixel projects [3,4,5] shows that the failure of readout chips after bump bonding cannot completely be avoided. The damage is often caused by silicon pieces which fall off the chip edges during or after dicing.…”
Section: Tests Of the Readout Chipsmentioning
confidence: 99%
“…While failure modes described in Sect. 4.4.1 and 4.4.2 are expected to occur only in the prototyping stage, when the procedures are not yet well established, the experience of other pixel projects [3,4,5] shows that the failure of readout chips after bump bonding cannot completely be avoided. The damage is often caused by silicon pieces which fall off the chip edges during or after dicing.…”
Section: Tests Of the Readout Chipsmentioning
confidence: 99%
“…Each half stave consists of a linear array of 10 ALICE pixel chips bump bonded to two silicon sensors and is read out using a multi-chip module (MCM) [2][3][4][5]. The ALICE trigger has three stages (L0, L1, L2) whereas the SPD system uses L1 and L2 triggers only.…”
Section: Introductionmentioning
confidence: 99%
“…The ALICE Silicon Pixel Detector (SPD) is the innermost detector of the Inner Tracking System of the ALICE apparatus [2]. It is shown in Fig.…”
Section: Introductionmentioning
confidence: 99%
“…The remaining four solutions are multichannel receivers implemented on FPGAs 1. Fully operational hardware implementation, 20 bit word length, 40 MHz clock 2. Behavioral simulation, 10 bit word length, 80 MHz clock 3.…”
mentioning
confidence: 99%