Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) 2005
DOI: 10.1109/iwsoc.2005.91
|View full text |Cite
|
Sign up to set email alerts
|

PLL-based fractional-N frequency synthesizers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2007
2007
2007
2007

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…For setting the delay of delay elements to t'd when N<Q<N+1 (a>0), the outputs of the N th and the (N+l)" 1 delay cells would send to phase detector with the probability of a and (1-a), respectively. It is equivalent to changing the divider index in a PLL-based fractional-N frequency synthesizer[78] with one exception; here the delay is modulating not the frequency. The same discussion can be made if N-1<Q<N and a<0.…”
mentioning
confidence: 99%
“…For setting the delay of delay elements to t'd when N<Q<N+1 (a>0), the outputs of the N th and the (N+l)" 1 delay cells would send to phase detector with the probability of a and (1-a), respectively. It is equivalent to changing the divider index in a PLL-based fractional-N frequency synthesizer[78] with one exception; here the delay is modulating not the frequency. The same discussion can be made if N-1<Q<N and a<0.…”
mentioning
confidence: 99%