Power consumption modeling and characterization of the TI C6201

Julien, Nathalie; Laurent, Johann; Senn, Eric; Martin, Éric

doi:10.1109/mm.2003.1240211

Cited by 49 publications

(23 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This methodology was developed by [3] in order to extract the processor power consumption model with a set of high level parameters [2]. The FLPA is based on physical measurements which guarantee realistic values with good accuracy.…”

Section: Power Characterization Methodologymentioning

confidence: 99%

See 1 more Smart Citation

A high level SoC power estimation based on IP modeling

Elleouet

Julien

Houzet

2006

Proceedings 20th IEEE International Parallel &Amp; Distributed Processing Symposium

Self Cite

View full text Add to dashboard Cite

Current electronic system design requires to be concerned with power consumption consideration. However, in a lot of design tools, the application power consumption budget is estimated after RTL synthesis. We propose in this article a methodology based on measurements which allows to model the application power consumption with architectural and algorithmic parameters. So, the modeled applications can be added in a library in order to help the system designer to determine early in the design flow the best adequacy between high performances and low power consumption.

show abstract

Section: Power Characterization Methodologymentioning

confidence: 99%

“…Like for timing and die area, the power consumption becomes a critical constraint for electronic system designers. As shown in Figure 1, usual system power estimation is obtained after design place and route (2). All design optimizations at this level are time consuming and are not always obvious.…”

Section: Introductionmentioning

confidence: 99%

A high level SoC power estimation based on IP modeling

Elleouet

Julien

Houzet

2006

Proceedings 20th IEEE International Parallel &Amp; Distributed Processing Symposium

Self Cite

View full text Add to dashboard Cite

show abstract

“…The problem has been formulated by considering the memory architecture of a TI C6201 device (Julien et al 2003). This embedded system contains m memory banks having a capacity c j expressed in kB for all j ∈ {1, .…”

Section: Memory Architecturementioning

confidence: 99%

A multiple neighborhood search for dynamic memory allocation in embedded systems

Soto

Rossi²,

Sevaux³

2015

J Heuristics

View full text Add to dashboard Cite

International audienceMemory allocation has a significant impact on power consumption in embedded systems. We address the dynamic memory allocation problem, in which memory requirements may change at each time interval. This problem has previously been addressed using integer linear programming and iterative approaches which build a solution interval by interval taking into account the requirements of partial time intervals. A GRASP that builds a solution for all time intervals has been proposed as a global approach. Due to the complexity of this problem, the GRASP algorithm solution quality decreases for larger instances. In order to overcome this drawback, we propose a multiple neighborhood search hybridized with a Tabu Search and enhanced by complex ejection chains. The proposed approach outperforms all previously developed methods devised for the dynamic memory allocation problem

show abstract

“…These techniques, opposite to ours, require not only the complete knowledge of the target architecture but also the capability to modify it. Some other approaches like [9] or [10] also propose techniques based on electrical measures to develop a power consumption model. However, these works have not dealt with the thermal behavior of the chip.…”

Section: Related Workmentioning

confidence: 99%