2014
DOI: 10.1088/1748-0221/9/01/c01005
|View full text |Cite
|
Sign up to set email alerts
|

Power-pulsing schemes for vertex detectors at CLIC

Abstract: The precision requirements of the vertex detector at CLIC impose strong limitations on the mass of such a detector ( < 0.2% of a radiation length, Xo, per layer). To achieve such a low material budget, ultra-thin hybrid pixel detectors are foreseen, while the mass for cooling and services will be reduced by implementing a power-pulsing scheme that takes advantage of the low duty cycle of the accelerator. The principal aim is to achieve significant power reduction without compromising the power integrity suppl… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 10 publications
(10 citation statements)
references
References 4 publications
0
10
0
Order By: Relevance
“…Owing to their beam structure, linear colliders have a very low duty cycle; At CLIC collisions occur during less than 0.01 ‰ of the time. The idea to save power by switching some parts of the front-end electronics into a lower-power idle state between bunch trains is therefore attractive and has been studied in the past [10].…”
Section: Power Pulsing Of Front-end Electronicsmentioning
confidence: 99%
“…Owing to their beam structure, linear colliders have a very low duty cycle; At CLIC collisions occur during less than 0.01 ‰ of the time. The idea to save power by switching some parts of the front-end electronics into a lower-power idle state between bunch trains is therefore attractive and has been studied in the past [10].…”
Section: Power Pulsing Of Front-end Electronicsmentioning
confidence: 99%
“…Data is read-off each of the 12 chips in a half-ladder in turn. This power-pulsing strategy reduces the power dissipated in the vertex detector region by several orders of magnitude, and has been demonstrated in the lab [10]. Power will be delivered to the CLICpix ASICs along thin aluminium flex cables by controlled current sources sitting outside of the vertex detector region.…”
Section: Power-pulsing and Deliverymentioning
confidence: 99%
“…The average power consumption during the experiment conditions is dominated by the "power-off" state, and could be minimised in future versions by optimising the range of the power-off DACs. A reasonably low power consumption during the "power-on" state is required in order to match the instantaneous power consumption that can be delivered to the detector, which is foreseen to reach a few W/cm 2 [12], and also to have the possibility to operate the chip in lab and beam tests with continuous power and without the use of additional cooling. Additionally, in view of future HV-CMOS developments, the power consumption can be used as a reference for applications with different powering schemes.…”
Section: Measurements With Test Pulsesmentioning
confidence: 99%