2019 International 3D Systems Integration Conference (3DIC) 2019
DOI: 10.1109/3dic48104.2019.9058876
|View full text |Cite
|
Sign up to set email alerts
|

Process Complexity and Cost Considerations of Multi-Layer Die Stacks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…In case 2 instead, 3D memory-onlogic with wafer-to-wafer hybrid bonding (W2W) is considered. [5,6] In this case, the logic and memory die do not necessarily need to be the same technology node. Figure 6b shows an example of the relative wafer cost, considering a die from case 1 and two W2W bonded dies.…”
Section: Die Cost Scaling Scenariosmentioning
confidence: 99%
“…In case 2 instead, 3D memory-onlogic with wafer-to-wafer hybrid bonding (W2W) is considered. [5,6] In this case, the logic and memory die do not necessarily need to be the same technology node. Figure 6b shows an example of the relative wafer cost, considering a die from case 1 and two W2W bonded dies.…”
Section: Die Cost Scaling Scenariosmentioning
confidence: 99%