IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.
DOI: 10.1109/iedm.2005.1609303
|View full text |Cite
|
Sign up to set email alerts
|

Process damages in HfO/sub 2/TiN stacks: the key role of H/sup 0/ and H/sub 2/ anneals

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…In that case, large concentration of atomic hydrogen close to the Si interface may generate additional interface defects like in SiO2 oxides [18]. However plasma damages are strongly reduced when reducing stress voltage and may be acceptable for some applications [19]. The last part of this article deals with the Process Induced Damages PID which occur during the CMOS process.…”
Section: Passivation Of Interface States By N 2 /H 2 Anneals (Fga)mentioning
confidence: 99%
“…In that case, large concentration of atomic hydrogen close to the Si interface may generate additional interface defects like in SiO2 oxides [18]. However plasma damages are strongly reduced when reducing stress voltage and may be acceptable for some applications [19]. The last part of this article deals with the Process Induced Damages PID which occur during the CMOS process.…”
Section: Passivation Of Interface States By N 2 /H 2 Anneals (Fga)mentioning
confidence: 99%
“…Plasma-Induced Damage (PID) has been an important concern for equipment vendors and fabs in both traditional SiO2 based and advanced high-k dielectric based processes [1][2][3][4][5][6]. Fig.…”
Section: Introductionmentioning
confidence: 99%