2004
DOI: 10.1117/12.533292
|View full text |Cite
|
Sign up to set email alerts
|

Production of low-thermal-expansion EUVL mask blanks with low-defect multilayer, buffer, and absorber

Abstract: Schott Lithotec has introduced all relevant technology steps to manufacture EUV mask blanks -ranging from Low Thermal Expansion Material (LTEM) via high quality substrate polishing to low defect blank manufacturing. New polishing and cleaning technologies, improved sputter technology and updated metrology enable us to routinely produce EUVL mask blanks meeting already many of the roadmap requirements. The goal is pilot production of EUV blanks for the 45 nm node end of 2005. There are several technology option… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2004
2004
2006
2006

Publication Types

Select...
2

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…After deposition process modifications we reached a very good surface roughness 0.22nm rms on a substrate surface roughness of 0.20nm rms. More detailed were given in a former publication [9]. Regarding thickness uniformity of this new process, Figure 1 shows the absolute measurement of the thickness of our 30nm SiO 2 buffer layer.…”
Section: Buffer Layer Design and Improvementsmentioning
confidence: 98%
“…After deposition process modifications we reached a very good surface roughness 0.22nm rms on a substrate surface roughness of 0.20nm rms. More detailed were given in a former publication [9]. Regarding thickness uniformity of this new process, Figure 1 shows the absolute measurement of the thickness of our 30nm SiO 2 buffer layer.…”
Section: Buffer Layer Design and Improvementsmentioning
confidence: 98%
“…To avoid particle generation and to minimize clamping errors, an electrostatic clamp is used which requires the back-side of the mask blank to have a conductive layer. The resistance of the coating should be in the order of < 27Ω⋅cm [4]. The clamp area dimensions are defined in [3].…”
Section: Electrical Interface Specificationsmentioning
confidence: 99%