2020
DOI: 10.1088/2058-9565/ab79b1
|View full text |Cite
|
Sign up to set email alerts
|

Quantum circuit optimizations for NISQ architectures

Abstract: Currently available quantum computing hardware platforms have limited 2-qubit connectivity among their addressable qubits. In order to run a generic quantum algorithm on such a platform, one has to transform the initial logical quantum circuit describing the algorithm into an equivalent one that obeys the connectivity restrictions.In this work we construct a circuit synthesis scheme that takes as input the qubit connectivity graph and a quantum circuit over the gate set generated by {CNOT, RZ } and outputs a c… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
135
0
1

Year Published

2020
2020
2023
2023

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 102 publications
(136 citation statements)
references
References 18 publications
(47 reference statements)
0
135
0
1
Order By: Relevance
“…• When there are topological constraints among addressable qubits, is there any efficient algorithm to parallelize CNOT circuits? Towards this, a recent work [13] offers an algorithm to reduce its size to O(n 2 ) under constraints, but how to decrease its depth is still unknown.…”
Section: Conclusion and Open Questionsmentioning
confidence: 99%
See 2 more Smart Citations
“…• When there are topological constraints among addressable qubits, is there any efficient algorithm to parallelize CNOT circuits? Towards this, a recent work [13] offers an algorithm to reduce its size to O(n 2 ) under constraints, but how to decrease its depth is still unknown.…”
Section: Conclusion and Open Questionsmentioning
confidence: 99%
“…For circuit size, Patel, Markov, and Hayes [2] proved that each n-qubit CNOT circuit can be synthesized with O(n 2 / log n) CNOT gates and this bound is asymptotically tight. When topological constraints -i.e., there is limited two-qubit connectivity among their addressable qubits -are taken into consideration, synthesis algorithms have been designed by Kissinger-de Griend [12] and Nash-Gheorghiu-Mosca [13] to build circuits of size O(n 2 ). For circuit depth, Moore and Nilsson [1] proved that given O(n 2 ) ancillae, any n-qubit CNOT circuit can be parallelized into O(log n) depth.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…each one of them is capable of applying CZ gates upon any pair of qubits it holds; this idealisation can be accounted for at a later stage. Recent research has provided automated methods for efficiently simulating any circuit on topologically constrained QPUs, either by finding the least amount of qubit swappings required [33] or by redesigning the circuit from scratch using, for instance, Steiner trees [34,35]. In practice, any of these methods may be used to simulate each of the circuits our algorithm (see Section III) allocates to each QPU, so the QPUs may actually be topologically constrained.…”
Section: The Circuit Distribution Problemmentioning
confidence: 99%
“…Recently, a novel reverse traversal technique is proposed in [13] to choose the initial mapping with the consideration of the whole circuit. The second approach is to utilize unitary matrix decomposition algorithms to reconstruct a quantum circuit from scratch while preserving the functionality of the input circuit [16,12]. The third one is to convert the quantum circuit transformation problem to some existing problems like AI planning and constraint programming and use ready-made tools for these problems to find acceptable results [4,23].…”
Section: Introductionmentioning
confidence: 99%