2003
DOI: 10.1016/s0026-2714(03)00188-4
|View full text |Cite
|
Sign up to set email alerts
|

Ramped current stress for fast and reliable wafer level reliability monitoring of thin gate oxide reliability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
16
0

Year Published

2004
2004
2022
2022

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 16 publications
(17 citation statements)
references
References 6 publications
1
16
0
Order By: Relevance
“…4 displays the V bd distribution of a PMOS 2.2 nm gate oxide measured with an ERCS. It illustrates that when only the hard breakdown event is plotted, the cumulative failure distribution does not represent the correct oxide characteristic and indicates a lower Weibull slope [18].…”
Section: Discussionmentioning
confidence: 98%
See 4 more Smart Citations
“…4 displays the V bd distribution of a PMOS 2.2 nm gate oxide measured with an ERCS. It illustrates that when only the hard breakdown event is plotted, the cumulative failure distribution does not represent the correct oxide characteristic and indicates a lower Weibull slope [18].…”
Section: Discussionmentioning
confidence: 98%
“…Still the most challenging task is the reliable automatic detection of a breakdown event whether soft or hard breakdown had occurred [18] and whether it is a thick or ultra-thin SiO 2 layer [48]. The definition of an appropriate breakdown criteria is dependent on the test structure layout, the reliability stress method, the breakdown type, the tester hardware and the dielectric layer characteristics.…”
Section: Reliability Stress Measurementsmentioning
confidence: 99%
See 3 more Smart Citations