18th International Conference on VLSI Design Held Jointly With 4th International Conference on Embedded Systems Design
DOI: 10.1109/icvd.2005.147
|View full text |Cite
|
Sign up to set email alerts
|

Reducing leakage with mixed-V/sub th/ (MVT)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 11 publications
0
2
0
Order By: Relevance
“…Compared to common leakage reduction methods on gate level, the proposed MVT approach uses transistors with different threshold voltages within gates [10,11]. Hence, we can combine the advantages of transistor and gate level solutions.…”
Section: Improved Mixed Gates 41 Mixed Threshold Voltages (Mvt)mentioning
confidence: 97%
See 1 more Smart Citation
“…Compared to common leakage reduction methods on gate level, the proposed MVT approach uses transistors with different threshold voltages within gates [10,11]. Hence, we can combine the advantages of transistor and gate level solutions.…”
Section: Improved Mixed Gates 41 Mixed Threshold Voltages (Mvt)mentioning
confidence: 97%
“…Moreover, transistor level approaches are not applicable for standard cell design and require long optimization time. Our proposed approach is an improved combination of DTCMOS and Dual-T ox design techniques [10,11]. We combine reduction techniques on transistor and gate level to reduce total static power dissipation, whereas the delay of designs stays the same.…”
Section: Introductionmentioning
confidence: 99%