2018 IEEE 68th Electronic Components and Technology Conference (ECTC) 2018
DOI: 10.1109/ectc.2018.00239
|View full text |Cite
|
Sign up to set email alerts
|

Reliability of Fan-Out Wafer-Level Packaging with Large Chips and Multiple Re-Distributed Layers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 14 publications
(4 citation statements)
references
References 14 publications
0
4
0
Order By: Relevance
“…The sample size is also 60. The thermal cycling test stops at 1100 cycles and there are 14 failures (including one early failed at 58 cycles) It can be seen that the characteristic life (63.2% failed) of the Weibull plot is 2382 cycles, which is more than adequate for the expecting life (usually is less than 3 yr) of mobile product such as the smartphones and tablets [87]. The failure mode is shown in the right-hand side of Fig.…”
Section: Thermal Cycling Of Chip-first (Die Face-up) Packagementioning
confidence: 96%
“…The sample size is also 60. The thermal cycling test stops at 1100 cycles and there are 14 failures (including one early failed at 58 cycles) It can be seen that the characteristic life (63.2% failed) of the Weibull plot is 2382 cycles, which is more than adequate for the expecting life (usually is less than 3 yr) of mobile product such as the smartphones and tablets [87]. The failure mode is shown in the right-hand side of Fig.…”
Section: Thermal Cycling Of Chip-first (Die Face-up) Packagementioning
confidence: 96%
“…For mobile products, completing a drop test is a very important task. The package and the PCB are the same as those [18][19][20][21][22] for the thermal cycling test. The drop test setup is according to JEDEC Standard JESD22-B111 as shown in Fig.…”
Section: Dropmentioning
confidence: 99%
“…Figure 37 shows a fan-out wafer-level package (13.42 mm  13.42 mm) with a very large silicon chip (10 mm  10 mm), which is lead-free (Sn3Ag0.5Cu) solder balled on a PCB as shown in Fig. 2 [18][19][20][21][22]. The finite element model is shown in Fig.…”
Section: Examples On Using Garofalo Hyperbolic Sinementioning
confidence: 99%
See 1 more Smart Citation