Reliable network-on-chip based on generalized de Bruijn graph

Hosseinabady, Mohammad; Kakoee, Mohammad Reza; Mathew, Jimson; Pradhan, Dhiraj K.

doi:10.1109/hldvt.2007.4392777

Cited by 22 publications

(10 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…NASA developed an 8192-processor de Bruijn network used by a Viterbi decoder for the Galileo space mission to Jupiter [15]. A generalized version of the de Bruijn graph has been recently proposed as a reliable network topology for Network on Chip design [16]. Figure 4 presents the schematic view of a complete de Bruijn network for N=8 processors.…”

Section: Binary De Bruijn Networkmentioning

confidence: 99%

Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder

Moussa

Baghdadi

Jézéquel

2008

Proceedings of the 45th Annual Design Automation Conference

View full text Add to dashboard Cite

This paper proposes a novel on-chip interconnection network adapted to a flexible multiprocessor LDPC decoder based on the de Bruijn network. The main characteristics of this networkincluding its logarithmic diameter, scalable aggregate bandwidth, and optimized routing technique-allow it to efficiently support the communication intensive nature of the application. We present a detailed hardware implementation of the routers and the network interfaces as well as the packet format and the routing algorithm. The latter is a parallelized version of the shortest path with deflection routing algorithm. In order to evaluate the performance of the proposed network, a generic RTL VHDL description has been developed and synthesized with CMOS STMicroelectronics 0.18 µm technology. The flexibility and the scalability of this onchip communication network enable it to be used for any kind of LDPC code.

show abstract

Section: Binary De Bruijn Networkmentioning

confidence: 99%

Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder

Moussa

Baghdadi

Jézéquel

2008

Proceedings of the 45th Annual Design Automation Conference

View full text Add to dashboard Cite

show abstract

“…A simple virtual channel switch is used to implement our NoC [3]. We have considered a generalized binary de Bruijn graph as the network topology.…”

Section: Noc Architecturementioning

confidence: 99%

“…Labels that are shown on each link in Figure 2 are assigned to each port of the switches in an NoC. Using these labels and the link relation (Parental or Filial), each switch can distinguish a specific output port to route an incoming packet [3].…”

Section: Noc Architecturementioning

confidence: 99%

See 1 more Smart Citation

De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs

Hosseinabady¹,

Kakoee²,

Mathew³

et al. 2008

2008 Design, Automation and Test in Europe

Self Cite

View full text Add to dashboard Cite

In this paper, we use the generalized binary de Bruijn (GBDB) graph as a scalable and efficient network topology for an on-chip communication network. Using just two-layer wiring, we propose an optimum tile-based implementation for a GBDBbased Network-on-Chip (NoC). Our experimental results show that the latency and energy consumption of generalized de Bruijn graph are much less with compared to Mesh and Torus, the two common NoC architectures in the literature.

show abstract

“…They mainly contribute to routing algorithms (e.g. [4][5][6]), topologies [7] or redundant routers [8]. Besides the hardware overhead of such methods, Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page.…”

Section: Introductionmentioning

confidence: 99%

SHiFA

Fattah

Palesi

Liljeberg

et al. 2014

Proceedings of the 51st Annual Design Automation Conference

View full text Add to dashboard Cite

A system-level approach to fault-aware resource management of many-core systems is proposed. The proposed approach, called SHiFA, is able to tolerate run-time faults at system level without any hardware overhead. In contrast to the existing system-level methods, network resources are also considered to be potentially faulty. Accordingly, applications are mapped onto healthy nodes of the system at run-time such that their interaction will not require the use of faulty elements. By utilizing the simple routing approach, results show 100% utilizability of PEs and 99.41% of successful mapping when up to 8 links are broken. SHiFA design is based on distributed operating systems, such that it is kept scalable for future many-core systems. A significant improvement in scalability properties is observed compared to the state-of-the-art distributed approaches.

show abstract

Reliable network-on-chip based on generalized de Bruijn graph

Cited by 22 publications

References 11 publications

Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder

Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder

De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs

SHiFA

Contact Info

Product

Resources

About