2007
DOI: 10.1109/led.2007.895417
|View full text |Cite
|
Sign up to set email alerts
|

RF Power Measurements of InAlN/GaN Unstrained HEMTs on SiC Substrates at 10 GHz

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
10
0

Year Published

2008
2008
2020
2020

Publication Types

Select...
8
2

Relationship

0
10

Authors

Journals

citations
Cited by 29 publications
(10 citation statements)
references
References 13 publications
0
10
0
Order By: Relevance
“…Traditionally, Ti/Al/X/Au ohmic metallization scheme was widely used in InAlN/GaN HEMTs, where X could be Ni, Mo, Ti, etc., [5][6][7][8][9][10] and it acted as a diffusion barrier layer to the Au cap layer. These Ti/Al based contacts usually need high annealing temperature (>800 C) to achieve a low contact resistance.…”
Section: Introductionmentioning
confidence: 99%
“…Traditionally, Ti/Al/X/Au ohmic metallization scheme was widely used in InAlN/GaN HEMTs, where X could be Ni, Mo, Ti, etc., [5][6][7][8][9][10] and it acted as a diffusion barrier layer to the Au cap layer. These Ti/Al based contacts usually need high annealing temperature (>800 C) to achieve a low contact resistance.…”
Section: Introductionmentioning
confidence: 99%
“…and a Au capping layer. [4][5][6][7][8][9][10][11] In order to realize a low contact resistivity for the aforementioned ohmic contact scheme, the metal stack is usually annealed at high temperature (∼800…”
mentioning
confidence: 99%
“…Despite this, with the inclusion of an AlN spacer layer to improve the 2DEG mobility, 5,20 respectable performances have been demonstrated. 21,22,23 In this manuscript, we report on the effect of the barrier layer composition on the gate lag suffered by these devices and find that the lag increases as the layers move further from lattice matching. Additionally, we find that though the gate lag is not attributable to the amount of gate leakage, it is correlated to the rate of change of the gate leakage current, suggesting that as gate leakage paths open up as bias is changing, traps that are responsible for gate lag become activated and can contribute to the lag.…”
Section: Introductionmentioning
confidence: 94%