RF simulation of self-aligned T-shape S/D contact InAs MOSFET on silicon

Cheng, Qi; Cui, Peng; Khandelwal, Sourabh; Zeng, Yuping

doi:10.1016/j.sse.2020.107885

Solid-State Electronics

2020

DOI: 10.1016/j.sse.2020.107885

|View full text |Cite

RF simulation of self-aligned T-shape S/D contact InAs MOSFET on silicon

Qi Cheng

Peng Cui

Sourabh Khandelwal

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Other2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

RF MOSFETs

Kumari,

Gupta,

Saxena

2024

Encyclopedia of RF and Microwave Engineering

View full text Add to dashboard Cite

In this article, the RF performance of different MOSFET architectures such as Silicon‐On‐Insulator (SOI), Lightly Doped Drain (LDD) MOSFET, Graphene FET, and Negative Capacitance (NC) FET have been reported based on the previously reported work in the form of equivalent circuits. Using the data reported in the literature, the cutoff frequency and maximum frequency of oscillation have been summarized with varying channel lengths. Compared results show that multigate architecture results in higher cutoff frequency and a maximum frequency of oscillation, which can be further increased by decreasing the channel length of the MOSFET architecture. However, the deterioration in the resulting device gain at lower channel length has also been reported. Furthermore, the performance of SOI, Silicon‐on‐Nothing (SON), Double Gate (DG), Double‐Gate Silicon‐On‐Insulator (DGSOI), and Empty Space in Double‐Gate (ESDG) architectures have been explored using ATLAS TCAD software tool for RF and digital parameters investigation. The various parameters explored in this article are current density, electric field, breakdown voltage, impact ionization rate, scattering parameters, noise conductance, minimum noise figure, and cross‐correlation factor. The presented results show that, for the same drain current value, ESDG architecture has higher device gain compared to other devices used for comparison along with higher cutoff frequency. However, this higher device gain comes at the cost of a slightly higher minimum noise figure but with improved noise conductance and cross‐correlation factor (slightly higher than DG). Thus, ESDG is a reliable candidate for LNA design compared to other devices.

show abstract

RF MOSFETs

Kumari,

Gupta,

Saxena

2024

Encyclopedia of RF and Microwave Engineering

View full text Add to dashboard Cite

show abstract

RF MOSFETs

Kumari,

Gupta,

Saxena

2024

Encyclopedia of RF and Microwave Engineering

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

RF simulation of self-aligned T-shape S/D contact InAs MOSFET on silicon

Cited by 2 publications

References 18 publications

RF MOSFETs

RF MOSFETs

RF MOSFETs

Contact Info

Product

Resources

About