SI-PD Co-simulation and Co-design Methodology for High Speed Channel

Choi, Myoung Joon; Pandit, Vishram; Ryu, Woong Hwan

doi:10.1109/epep.2007.4387140

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2009

2010

Publication Types

Select...

Other1

Article1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Investigating worst case power noise for LP-DDR2 multi ports impedance network

Huang

2009

2009 59th Electronic Components and Technology Conference

View full text Add to dashboard Cite

Low Power DDR2 (LP-DDR2) circuit blocks and buffers are grouped into different partitions, Byte Lanes. The on die power grids interconnects between every Byte Lane is either enlarged or isolated totally from other blocks to reduce the leakage current and maximize the power saving. We observed that the Byte Lane isolation can introduce additional standing wave SSO power noise. The observation differs from mainstream DDR implementation where the SSO noise behaves as a periodic resonance waveform. In order to fully understand the unusual observation, we built a R, L, G, C model to generate the Power Delivery Network (PDN) Impedance Matrix. Then we proposed In Phase SSO (IP-SSO) noise from the PDN impedance matrix as the worst case scenario. With the proposed algorithm, we studied the sensitivity of on die power metal grid and board decoupling capacitors. The result concluded that on die power isolation can further worsen the SSO noise regardless the number of decoupling capacitor on the board. We suggested that on die power grid must be included into the pre-silicon simulation to capture the standing wave and worst case behavior.

show abstract