Simulation of the gate tunnel current in the double gate (DG) MOS transistor

Abstract

A model of the double gate MOS transistor, based on a quantum-mechanical description of the carrier concentration and including tunneling between the channel and the gates, is developed and used to consider the gate tunnel current in dependence on the bias voltages, semiconductor layer thickness and the gate oxide layer thickness.