2002
DOI: 10.1143/jjap.41.2606
|View full text |Cite
|
Sign up to set email alerts
|

Single-Electron MOS Memory with a Defined Quantum Dot Based on Conventional VLSI Technology

Abstract: The room temperature-operation of a single-electron metal-oxide-semiconductor (MOS) memory with a defined quantum dot fabricated by sidewall patterning technique based on conventional VLSI technologies has been demonstrated without the aid of electron beam (EB) lithography for the first time. Sidewall patterning technique shows a good uniformity and controllability as well as high throughput. The fabricated memory devices show quantized threshold voltage shifts at room temperature. Timedependant measurement of… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
4
0

Year Published

2003
2003
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 5 publications
0
4
0
Order By: Relevance
“…The steplike ⌬V th ͑threshold voltage shift͒ behavior has also been observed in nc-Si structures by other researchers and is convincingly attributed to the single-electron trapping effect. 16,17 Of course, a more direct way to observe the single-electron effect is the measurement of the oscillation in the drain current of a MOS field-effect transistor ͑MOSFET͒ with nc-Si embedded in the gate oxide. 3,18 However, such a measurement requires that the transistor size must be very small ͑typically in the order of 10 −16 m 2 ͒.…”
mentioning
confidence: 99%
“…The steplike ⌬V th ͑threshold voltage shift͒ behavior has also been observed in nc-Si structures by other researchers and is convincingly attributed to the single-electron trapping effect. 16,17 Of course, a more direct way to observe the single-electron effect is the measurement of the oscillation in the drain current of a MOS field-effect transistor ͑MOSFET͒ with nc-Si embedded in the gate oxide. 3,18 However, such a measurement requires that the transistor size must be very small ͑typically in the order of 10 −16 m 2 ͒.…”
mentioning
confidence: 99%
“…[13][14][15][16] The SIT patterning process is well adapted to state-of-the-art nanoelectronics developments. [17][18][19][20][21] Furthermore, the double patterning can be conducted twice to achieve quadruple patterning. 22) Current lithography technology has enabled the patterning of high-density sub-15-nm features for DRAM.…”
Section: Background On Film/etching-based Multiplepatterning Scalingmentioning
confidence: 99%
“…Semiconductor quantum dots (QDs) have the potential for control of single electron injection via the zero-dimensional (0D) electronic states of QDs, based on the Coulomb blockade phenomenon. [1][2][3] Advanced electronic control technology that takes advantage of such QD features is expected to be the next generation electronic devices such as single electron transistors, [4][5][6][7] single electron memories 8,9) and their super-integration. Furthermore, single photon generation by controlling single electron injection using QDs is also expected to be applied to quantum information technology.…”
Section: Introductionmentioning
confidence: 99%